


# LOW-POWER DIFFERENTIAL LINE DRIVER AND RECEIVER PAIRS

#### **FEATURES**

- High-Speed Low-Power LinBICMOS™ Circuitry Designed for Signaling Rates<sup>(1)</sup> of up to 30 Mbps
- Bus-Pin ESD Protection 15 kV HBM
- Low Disabled Supply-Current Requirements: 700 μA Maximum
- Designed for High-Speed Multipoint Data Transmission Over Long Cables
- Common-Mode Voltage Range of –7 V to 12 V
- Low Supply Current: 15 mA Max
- Compatible With ANSI Standard TIA/EIA-485-A and ISO 8482:1987(E)
- Positive and Negative Output Current Limiting
- Driver Thermal Shutdown Protection
- (1) Signaling rate by TIA/EIA-485-A definition restrict transition times to 30% of the bit duration, and much higher signaling rates may be achieved without this requirement as displayed in the TYPICAL CHARACTERISTICS of this device.

SN65LBC180AD (Marked as BL180A) SN65LBC180AN (Marked as 65LBC180A) SN75LBC180AD (Marked as LB180A) SN75LBC180AN (Marked as 75LBC180A)



NC – No internal connection
Pins 6 and 7 are connected together internally
Pins 13 and 14 are connected together internally

## **DESCRIPTION**

The SN65LBC180A and SN75LBC180A differential driver and receiver pairs are monolithic integrated circuits designed for bidirectional data communication over long cables that take on the characteristics of transmission lines. They are balanced, or differential, voltage mode devices that are compatible with ANSI standard TIA/EIA-485-A and ISO 8482:1987(E). The A version offers improved switching performance over its predecessors without sacrificing significantly more power.

These devices combine a differential line driver and differential input line receiver and operate from a single 5-V power supply. The driver differential outputs and the receiver differential inputs are connected to separate terminals for full-duplex operation and are designed to present minimum loading to the bus when powered off  $(V_{CC} = 0)$ . These parts feature wide positive and negative common-mode voltage ranges, making them suitable for point-to-point or multipoint data bus applications. The devices also provide positive and negative current limiting for protection from line fault conditions. The SN65LBC180A is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C, and the SN75LBC180A is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

#### FUNCTION TABLE(1)

DRIVER			RECEIVER	l		
INPUT	ENABLE	OUTPUTS		DIFFERENTIAL INPUTS A – B	ENABLE RE	OUTPUT R
D	DE	Y	Z	V <sub>ID</sub> ≥ 0.2 V	L	Н
Н	Н	Н	L	-0.2 V < V <sub>ID</sub> < 0.2 V	L	?
L	Н	L	Н	V <sub>ID</sub> ≤ -0.2 V	L	L
Х	L	Z	Z	X	Н	Z
OPEN	Н	Н	L	Open circuit	L	Н

(1) H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


LinBICMOS is a trademark of Texas Instruments.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## LOGIC SYMBOL(1)



(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## **LOGIC DIAGRAM (POSITIVE LOGIC)**




## **AVAILABLE OPTIONS**(1)

	PAC	KAGE
T <sub>A</sub>	SMALL OUTLINE <sup>(2)</sup> (D)	PLASTIC DUAL-IN-LINE (N)
0°C to 70°C	SN75LBC180AD	SN75LBC180AN
-40°C to 85°C	SN65LBC180AD	SN65LBC180AN

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) The D package is available taped and reeled. Add an R suffix to the part number (i.e., SN65LBC180ADR).



# **SCHEMATICS OF INPUTS AND OUTPUTS**





# **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

			UNIT
$V_{CC}$	Supply voltage range <sup>(2)</sup>		−0.3 V to 6 V
$V_{I}$	Input voltage range	A, B	–10 V to 15 V
	Voltage range	D, R, DE, RE	-0.3 V to V <sub>CC</sub> + 0.5 V
Io	Receiver output current		±10 mA
	Continuous total power dissi	pation (3)	Internally limited
	Total power dissipation		See Dissipation Rating Table
	Bus terminals and GND	HBM (Human Body Model) EIA/JESD22-A114 <sup>(4)</sup>	±15 kV
ESD	All pins	HBM (Human Body Model) EIA/JESD22-A114 <sup>(4)</sup>	±3 kV
ESD		MM (Machine Model) EIA/JESD22-A115	±400 V
		CDM (Charge Device Model) EIA/JESD22-C101	±1.5 kV

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values are with respect to GND except for differential input or output voltages.
- (3) The maximum operating junction temperature is internally limited. Use the dissipation rating table to operate below this temperature.
- (4) Tested in accordance with MIL-STD-883C, Method 3015.7.

## **DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR <sup>(1)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW

<sup>(1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

## RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		4.75	5	5.25	V
$V_{IH}$	High-level input voltage	D, DE, and RE	2		$V_{CC}$	V
$V_{IL}$	Low-level input voltage	D, DE, and RE	0		0.8	V
$V_{ID}$	Differential input voltage <sup>(1)</sup>		-12 <sup>(2)</sup>		12	V
Vo						
VI	Voltage at any bus terminal (separately or common mode)	A, B, Y, or Z	-7		12	V
V <sub>IC</sub>						
	Lligh lovel output ourrent	Y or Z	-60			A
I <sub>OH</sub>	High-level output current	R	-8			mA
	Lour lough output ourrest	Y or Z			60	A
I <sub>OL</sub>	Low-level output current	R			8	mA
_		SN65LBC180A	-40		85	90
T <sub>A</sub>	Operating free-air temperature	SN75LBC180A	0		70	°C

<sup>(1)</sup> Differential input/output bus voltage is measured at the noninverting terminal with respect to the inverting terminal.

<sup>(2)</sup> The algebraic convention, where the least positive (more negative) limit is designated minimum, is used in this data sheet.



## DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TE	TEST CONDITIONS		TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	$I_{I} = -18 \text{ mA}$		-1.5	-0.8		V
		$R_L = 54 \Omega$ ,	SN65LBC180A	1	1.5	3	V
1) / 1	Differential output valtage magnitude	See Figure 1	SN75LBC180A	1.1	1.5	3	V
V <sub>OD</sub>	Differential output voltage magnitude	$R_1 = 60 \Omega$	SN65LBC180A	1	1.5	3	V
		See Figure 2	SN75LBC180A	1.1	1.5	3	V
Δ  V <sub>OD</sub>	Change in magnitude of differential output voltage (2)	See Figure 1 and Figure 2		-0.2		0.2	V
V <sub>OC(ss)</sub>	Steady-state common-mode output voltage			1.8	2.4	2.8	V
ΔV <sub>OC</sub>	Change in steady-state common-mode output voltage (2)	See Figure 1	See Figure 1			0.1	V
Io	Output current with power off	$V_{CC} = 0$ ,	$V_O = -7 \text{ V to } 12 \text{ V}$	-10		10	μΑ
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 2 V		-100			μΑ
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.8 V		-100			μΑ
Ios	Short-circuit output current	-7 V ≤ V <sub>O</sub> ≤ 12 V	1	-250	±70	250	mA
			Receiver disabled and driver enabled		5.5	9	
I <sub>CC</sub>	Supply current	V <sub>I</sub> = 0 or V <sub>CC</sub> , No load	Receiver disabled and driver disabled		0.5	1	mA
			Receiver enabled and driver enabled		8.5	15	

## **DRIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		2	6	12	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output		2	6	12	ns
t <sub>sk(p)</sub>	Pulse skew (   t <sub>PLH</sub> - t <sub>PHL</sub>   )	$R_L = 54 \Omega$ , $C_L = 50 pF$ , See Figure 3		0.3	1	ns
t <sub>r</sub>	Differential output signal rise time		4	7.5	11	ns
t <sub>f</sub>	Differential output signal fall time		4	7.5	11	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output	$R_L = 110 \Omega$ , See Figure 4		12	22	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output	$R_L = 110 \Omega$ , See Figure 5		12	22	ns
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output	$R_L = 110 \Omega$ , See Figure 4		12	22	ns
$t_{PLZ}$	Propagation delay time, low-level-to-high-impedance output	$R_L = 110 \Omega$ , See Figure 5		12	22	ns

 <sup>(1)</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.
 (2) \( \Delta \) | V<sub>OD</sub> | and \( \Delta \) | V<sub>OC</sub> | are the changes in the steady-state magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to a low level.



## RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS			MAX	UNIT
$V_{\text{IT+}}$	Positive-going input threshold voltage	$I_O = -8 \text{ mA}$				0.2	V
$V_{IT-}$	Negative-going input threshold voltage	$I_O = 8 \text{ mA}$		-0.2			V
V <sub>hys</sub>	Hysteresis voltage ( V <sub>IT+</sub> – V <sub>IT-</sub> )				50		mV
$V_{IK}$	Enable-input clamp voltage	$I_I = -18 \text{ mA}$		-1.5	-0.8		V
$V_{OH}$	High-level output voltage	$V_{ID} = 200 \text{ mV},$	$I_{OH} = -8 \text{ mA}$	4	4.9		V
$V_{OL}$	Low-level output voltage	$V_{ID} = -200 \text{ mV}$	/, I <sub>OL</sub> = 8 mA		0.1	0.8	V
I <sub>OZ</sub>	High-impedance-state output current	$V_O = 0 \text{ V to } V_C$	CC CC	-1		1	μΑ
I <sub>IH</sub>	High-level enable-input current	V <sub>IH</sub> = 2.4 V	V <sub>IH</sub> = 2.4 V				μΑ
I <sub>IL</sub>	Low-level enable-input current	V <sub>IL</sub> = 0.4 V		-100			μΑ
		V <sub>I</sub> = 12 V, V <sub>CC</sub> = 5 V			0.4	1	
	Due input ourrent	$V_I = 12 V$ , $V_{CC} = 0$	Other input at 0 V		0.5	1	<b>~</b> Λ
I <sub>I</sub>	Bus input current	$V_I = -7 \text{ V},$ $V_{CC} = 5 \text{ V}$	Other input at 0 V	-0.8	-0.4		mA
		$V_{I} = -7 \text{ V},$ $V_{CC} = 0$		-0.8	-0.3		
			Receiver enabled and driver disabled		4.5	7.5	
$I_{CC}$	Supply current	$V_I = 0$ or $V_{CC}$ , No load	Receiver disabled and driver disabled		0.5	1	mA
		140 loau	Receiver enabled and driver enabled		8.5	15	

<sup>(1)</sup> All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

## RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		7	13	20	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	V = 15 V to 15 V Soo Figure 7	7	13	20	ns
t <sub>sk(p)</sub>	Pulse skew (   t <sub>PHL</sub> - t <sub>PLH</sub>   )	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V, See Figure 7}$		0.5	1.5	ns
t <sub>r</sub>	Output signal rise time			2.1	3.3	ns
t <sub>f</sub>	Output signal fall time	See Figure 7		2.1	3.3	ns
t <sub>PZH</sub>	Output enable time to high level			30	45	ns
t <sub>PZL</sub>	Output enable time to low level	C 10 pF See Figure 9		30	45	ns
t <sub>PHZ</sub>	Output disable time from high level	C <sub>L</sub> = 10 pF, See Figure 8		20	40	ns
$t_{PLZ}$	Output disable time from low level			20	40	ns

## PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver  $V_{\text{OD}}$  and  $V_{\text{OC}}$ 



# PARAMETER MEASUREMENT INFORMATION (continued)






Figure 2. Driver V<sub>OD</sub>



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O =$  50  $\Omega$ .
- B.  $C_L$  includes probe and jig capacitance.


Figure 3. Driver Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O =$  50  $\Omega$ .
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION (continued)



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O =$  50  $\Omega$ .
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 5. Driver Test Circuit and Voltage Waveforms





Figure 6. Receiver VOH and VOL




- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O =$  50  $\Omega$ .
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 7. Receiver Test Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION (continued)



#### **VOLTAGE WAVEFORMS**

- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O =$  50  $\Omega$ .
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 8. Receiver Output Enable and Disable Times

## TYPICAL CHARACTERISTICS








Figure 9. Typical Waveform of Nonreturn-to-Zero (NRZ), Pseudorandom Binary Sequence (PRBS) Data at 100 Mbps Through 15m, of CAT 5 Unshielded Twisted Pair (UTP) Cable


TIA/EIA-485-A defines a maximum signaling rate as that in which the transition time of the voltage transition of a logic-state change remains less than or equal to 30% of the bit length. Transition times of greater length perform quite well even though they do not meet the standard by definition.




# **TYPICAL CHARACTERISTICS (continued)**









100



# **TYPICAL CHARACTERISTICS (continued)**

5 L -50

## DRIVER HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT 5 VoH - Driver High-Level Output Voltage - V $T_A = 25^{\circ}C$ 4.5 V<sub>CC</sub> = 5.25 V 3.5 3 2.5 $V_{CC} = 5 V$ 2 $V_{CC} = 4.75 \text{ V}$ 1.5 0.5 0 -20 -30 -40 -50 -60 -70 -80 I<sub>OH</sub> – High-Level Output Current – mA

Figure 14.

## vs CASE TEMPERATURE 14 Receiver 13 12 $V_{CC} = 5 V$ Propagation Delay Time - ns **Driver Tested Per Figure 3 Receiver Tested Per Figure 7** 11 Square Wave Input at 50% **Duty Cycle** 10 9 8 7 Driver 6


PROPAGATION DELAY TIME

Case Temperature – °C Figure 15.

50



## **APPLICATION INFORMATION**



A. The line should be terminated at both ends in its characteristic impedance ( $R_T = Z_0$ ). Stub lengths off the main line should be kept as short as possible. One SN65LBC180A typically represents less than one unit load.

Figure 16. Typical Application Circuit

Revision History





com 18-Jul-2006

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65LBC180AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC180ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC180ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC180ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC180AN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65LBC180ANE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75LBC180AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC180ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC180ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC180ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC180AN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75LBC180ANE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

18-Jul-2006

ng out of such information e	exceed the total purchas	se price of the TI part(s)	at issue in this docum	ent sold by T
	ng out of such information e	ng out of such information exceed the total purchase	ng out of such information exceed the total purchase price of the TI part(s)	ng out of such information exceed the total purchase price of the TI part(s) at issue in this docum

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Apr-2009

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LBC180ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN75LBC180ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 11-Apr-2009



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LBC180ADR	SOIC	D	14	2500	333.2	345.9	28.6
SN75LBC180ADR	SOIC	D	14	2500	333.2	345.9	28.6

# D (R-PDSO-G14)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps