

## 2.7-V TO 5.5-V, LOW POWER, 12-BIT, DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN


### FEATURES

- 12-Bit Voltage Output DAC
- Programmable Internal Reference
- Programmable Settling Time:
  - 1  $\mu$ s in Fast Mode
  - 3.5  $\mu$ s in Slow Mode
- Compatible With TMS320 and SPI™ Serial Ports
- Differential Nonlinearity . . . <0.5 LSB Typ
- Monotonic Over Temperature

### APPLICATIONS

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices

D OR DGK PACKAGE  
(TOP VIEW)



### DESCRIPTION

The TLV5636 is a 12-bit voltage output DAC with a flexible 4-wire serial interface. The serial interface allows glueless interface to TMS320 and SPI™, QSPI™, and Microwire™ serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The programmable settling time of the DAC allows the designer to optimize speed vs power dissipation. With its on-chip programmable precision voltage reference, the TLV5636 simplifies overall system design.

Because of its ability to source up to 1 mA, the reference can also be used as a system reference. Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in an 8-pin SOIC and 8-pin MSOP package to reduce board space in standard commercial and industrial temperature ranges

### AVAILABLE OPTIONS

T <sub>A</sub>	PACKAGE	
	SOIC (D)	MSOP (DGK)
0°C to 70°C	TLV5636CD	TLV5636CDGK
-40°C to 85°C	TLV5636ID	TLV5636IDGK




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI, QSPI are trademarks of Motorola, Inc..  
Microwire is a trademark of National Semiconductor Corporation.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

**FUNCTIONAL BLOCK DIAGRAM**



**Terminal Functions**

TERMINAL		I/O/P	DESCRIPTION
NAME	NO.		
AGND	5	P	Ground
CS	3	I	Chip select. Digital input active low, used to enable/disable inputs
DIN	1	I	Digital serial data input
FS	4	I	Frame sync input
OUT	7	O	DAC A analog voltage output
REF	6	I/O	Analog reference voltage input/output
SCLK	2	I	Digital serial clock input
V <sub>DD</sub>	8	P	Positive power supply

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		UNIT
Supply voltage (V <sub>DD</sub> to AGND)		7 V
Reference input voltage		- 0.3 V to V <sub>DD</sub> + 0.3 V
Digital input voltage range		- 0.3 V to V <sub>DD</sub> + 0.3 V
Operating free-air temperature range, T <sub>A</sub>	TLV5636C	0°C to 70°C
	TLV5636I	-40°C to 85°C
Storage temperature range, T <sub>stg</sub>		-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>	V <sub>DD</sub> = 5 V	4.5	5	5.5	V
	V <sub>DD</sub> = 3 V	2.7	3	3.3	V
Power on Reset, POR		0.55		2	V
High-level digital input voltage, V <sub>IH</sub>	DV <sub>DD</sub> = 2.7 V	2			V
	DV <sub>DD</sub> = 5.5 V	2.4			V
Low-level digital input voltage, V <sub>IL</sub>	DV <sub>DD</sub> = 2.7 V			0.6	V
	DV <sub>DD</sub> = 5.5 V			1	V
Reference voltage, V <sub>ref</sub> to REF terminal	V <sub>DD</sub> = 5 V <sup>(1)</sup>	AGND	2.048	V <sub>DD</sub> - 1.5	V
	V <sub>DD</sub> = 3 V <sup>(1)</sup>	AGND	1.024	V <sub>DD</sub> - 1.5	V
Load resistance, R <sub>L</sub>		2			kΩ
Load capacitance, C <sub>L</sub>				100	pF
Clock frequency, f <sub>CLK</sub>				20	MHz
Operating free-air temperature, T <sub>A</sub>	TLV5636C	0		70	°C
	TLV5636I	-40		85	°C

(1) Due to the x2 output buffer, a reference input voltage . (V<sub>DD</sub> - 0.4 V)/2 causes clipping of the transfer function. The output buffer of the internal reference must be disabled, if an external reference is used.

## ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted)

POWER SUPPLY							
PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I <sub>DD</sub>	Power supply current	No load, All inputs = AGND or V <sub>DD</sub> , DAC latch = 0x800	Fast		2.3	3.3	mA
			Slow		1.5	1.9	
	Power-down supply current	See Figure 8			0.01	10	μA
PSRR	Power supply rejection ratio	Zero scale <sup>(1)</sup>			-65		dB
		Full Scale <sup>(2)</sup>			-65		

(1) Power supply rejection ratio at zero scale is measured by varying V<sub>DD</sub> and is given by:  
 PSRR = 20 log [(E<sub>ZS</sub>(V<sub>DD</sub>max) - E<sub>ZS</sub>(V<sub>DD</sub>min))/V<sub>DD</sub>max]

(2) Power supply rejection ratio at full scale is measured by varying V<sub>DD</sub> and is given by:  
 PSRR = 20 log [(E<sub>G</sub>(V<sub>DD</sub>max) - E<sub>G</sub>(V<sub>DD</sub>min))/V<sub>DD</sub>max]

## ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted)

STATIC DAC SPECIFICATIONS						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			12			Bits
INL	Integral nonlinearity	See note <sup>(1)</sup>		±2	±4	LSB
DNL	Differential nonlinearity	See note <sup>(2)</sup>		±0.5	±1	LSB
E <sub>ZS</sub>	Zero-scale error (offset error at zero scale)	See note <sup>(3)</sup>			±20	mV
E <sub>ZS</sub> TC	Zero-scale-error temperature coefficient	See note <sup>(4)</sup>		10		μV/°C
E <sub>G</sub>	Gain error	See note <sup>(5)</sup>			±0.6	% of FS voltage
E <sub>G</sub> TC	Gain error temperature coefficient	See note <sup>(6)</sup>		10		ppm/°C

- (1) The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors. Tested from code 10 to code 4095.
- (2) The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code. Tested from code 10 to code 4095.
- (3) Zero-scale error is the deviation from zero voltage output when the digital input code is zero.
- (4) Zero-scale-error temperature coefficient is given by:  $E_{ZS} TC = [E_{ZS}(T_{max}) - E_{ZS}(T_{min})]/V_{ref} \times 10^6/(T_{max} - T_{min})$ .
- (5) Gain error is the deviation from the ideal output ( $2V_{ref} - 1$  LSB) with an output load of 10 kΩ excluding the effects of the zero-error.
- (6) Gain error temperature coefficient is given by:  $E_G TC = [E_G(T_{max}) - E_G(T_{min})]/V_{ref} \times 10^6/(T_{max} - T_{min})$ .

OUTPUT SPECIFICATIONS						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>O</sub>	Voltage output range	R <sub>L</sub> = 10 kΩ	0		V <sub>DD</sub> - 0.4	V
Output load regulation accuracy		V <sub>O</sub> = 4.096 V, 2.048 V, R <sub>L</sub> = 2 kΩ			±0.25	% of FS voltage

REFERENCE PIN CONFIGURED AS OUTPUT (REF)						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>ref(OUTL)</sub>	Low reference voltage		1.003	1.024	1.045	V
V <sub>ref(OUTH)</sub>	High reference voltage	V <sub>DD</sub> > 4.75 V	2.027	2.048	2.068	V
I <sub>ref(source)</sub>	Output source current				1	mA
I <sub>ref(sink)</sub>	Output sink current		-1			mA
Load capacitance					100	pF
PSRR	Power supply rejection ratio			-65		dB

REFERENCE INPUT CONFIGURED AS INPUT (REF)						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>I</sub>	Input voltage		0		V <sub>DD</sub> - 1.5	V
R <sub>i</sub>	Input resistance			10		kΩ
C <sub>i</sub>	Input capacitance			5		pF
Reference input bandwidth		REF = 0.2 V <sub>pp</sub> + 1.024 V dc	Fast	1.3		MHz
			Slow	525		
Reference feed through		REF = 1 V <sub>pp</sub> at 1 kHz + 1.024 V dc <sup>(1)</sup>		-80		dB

- (1) Reference feedthrough is measured at the DAC output with an input code = 0x000.

DIGITAL INPUT						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>IH</sub>	High-level digital input current	V <sub>I</sub> = V <sub>DD</sub>			1	μA
I <sub>IL</sub>	Low-level digital input current	V <sub>I</sub> = 0 V	-1			μA
C <sub>i</sub>	Input capacitance			8		pF

## ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted)

ANALOG OUTPUT DYNAMIC PERFORMANCE								
PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
$t_{s(FS)}$	Output settling time (full scale)	$R_L = 10\text{ k}\Omega$ , see note <sup>(1)</sup>	$C_L = 100\text{ pF}$ ,	Fast	1	3	$\mu\text{s}$	
				Slow	3.5	7		
$t_{s(CC)}$	Output settling time, code to code	$R_L = 10\text{ k}\Omega$ , see note <sup>(2)</sup>	$C_L = 100\text{ pF}$ ,	Fast	0.5	1.5	$\mu\text{s}$	
				Slow	1	2		
SR	Slew rate	$R_L = 10\text{ k}\Omega$ , see note <sup>(3)</sup>	$C_L = 100\text{ pF}$ ,	Fast	8		$\text{V}/\mu\text{s}$	
				Slow	1.5			
	Glitch energy	$\text{DIN} = 0\text{ to }1$ , $\overline{\text{CS}} = V_{DD}$	$f_{\text{out}} = 1\text{ kHz}$ ,		5		$\text{nV}\cdot\text{s}$	
SNR	Signal-to-noise ratio				71	75	dB	
S/(N+D)	Signal-to-noise + distortion	$f_s = 480\text{ kSPS}$ , $R_L = 10\text{ k}\Omega$ ,	$f_{\text{out}} = 1\text{ kHz}$ , $C_L = 100\text{ pF}$		59	66		
THD	Total harmonic distortion					-67		-59
	Spurious free dynamic range					59		69

- (1) Settling time is the time for the output signal to remain within +0.5 LSB of the final measured value for a digital input code change of 0x20 to 0xFDF and 0xFDF to 0x020 respectively. Assured by design; not tested.
- (2) Settling time is the time for the output signal to remain within +0.5 LSB of the final measured value for a digital input code change of one count. Assured by design; not tested.
- (3) Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.

## TIMING REQUIREMENTS

DIGITAL INPUTS					
		MIN	NOM	MAX	UNIT
$t_{su(CS-FS)}$	Setup time, $\overline{\text{CS}}$ low before FS falling edge	10			ns
$t_{su(FS-CK)}$	Setup time, FS low before first negative SCLK edge	8			ns
$t_{su(C16-FS)}$	Setup time, 16 <sup>th</sup> negative edge after FS low on which bit D0 is sampled before rising edge of FS.	10			ns
$t_{su(C16-CS)}$	Setup time, 16 <sup>th</sup> positive SCLK edge (first positive after D0 is sampled) before $\overline{\text{CS}}$ rising edge. If FS is used instead of 16 <sup>th</sup> positive edge to update DAC, then setup time between FS rising edge and $\overline{\text{CS}}$ rising edge.	10			ns
$t_{wH}$	SCLK pulse duration high	25			ns
$t_{wL}$	SCLK pulse duration low	25			ns
$t_{su(D)}$	Setup time, data ready before SCLK falling edge	8			ns
$t_{h(D)}$	Hold time, data held valid after SCLK falling edge	5			ns
$t_{wH(FS)}$	FS duration high	25			ns

PARAMETER MEASUREMENT INFORMATION




Figure 1. Timing Diagram

**TYPICAL CHARACTERISTICS**




Figure 2.




Figure 3.




Figure 4.




Figure 5.

TYPICAL CHARACTERISTICS (continued)




Figure 6.




Figure 7.




Figure 8.




Figure 9.



**TYPICAL CHARACTERISTICS (continued)**




Figure 10.




Figure 11.

**TYPICAL CHARACTERISTICS (continued)**




Figure 12.

## APPLICATION INFORMATION

### GENERAL FUNCTION

The TLV5636 is a 12-bit, single supply DAC, based on a resistor string architecture. It consists of a serial interface, a speed and power-down control logic, a programmable internal reference, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by external reference) for each channel is given by:

$$2 \text{ REF} \frac{\text{CODE}}{2^n} \text{ [V]}$$

where REF is the reference voltage and CODE is the digital input value within the range of  $0_{10}$  to  $2^{n-1}$ , where  $n = 12$  (bits). The 16-bit data word, consisting of control bits and the new DAC value, is illustrated in the *data format* section. A power-on reset initially resets the internal latches to a defined state (all bits zero).


### SERIAL INTERFACE

The device has to be enabled with  $\overline{\text{CS}}$  set to low. A falling edge of FS starts shifting the data bit-per-bit (starting with the MSB) to the internal register on high-low transitions of SCLK. After 16 bits have been transferred or FS rises, the content of the shift register is moved to the DAC latch, which updates the voltage output to the new level.

The serial interface of the TLV5636 can be used in two basic modes:

- Four wire (with chip select)
- Three wire (without chip select)


Using chip select (four-wire mode), it is possible to have more than one device connected to the serial port of the data source (DSP or microcontroller). Figure 13 shows an example with two TLV5636s connected directly to a TMS320 DSP.



**Figure 13. TMS320 Interface**

If there is no need to have more than one device on the serial bus, then  $\overline{\text{CS}}$  can be tied low. Figure 14 shows an example of how to connect the TLV5636 to TMS320, SPI™ or Microwire™ using only three pins.

**APPLICATION INFORMATION (continued)**



**Figure 14. Three Wire Interface**

Notes on SPI and Microwire: Before the controller starts the data transfer, the software has to generate a falling edge on the I/O pin connected to FS. If the word width is 8 bits (SPI and Microwire), two write operations must be performed to program the TLV5636. After the write operation(s), the DAC output is updated automatically on the next positive clock edge following the sixteenth falling clock edge.

**SERIAL CLOCK AND UPDATE RATE**

The maximum serial clock frequency is given by:

$$f_{sclmax} = \frac{1}{t_{whmin} + t_{wlmin}} = 20 \text{ MHz} \tag{1}$$

The maximum update rate is:

$$f_{updatemax} = \frac{1}{16(t_{whmin} + t_{wlmin})} = 1.25 \text{ MHz} \tag{2}$$

Note that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the TLV5636 has to be considered, too.

**DATA FORMAT**

The 16-bit data word for the TLV5636 consists of two parts:

- Program bits (D15..D12)
- New data (D11..D0)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R1	SPD	PWR	R0	12 Data bits											

- SPD : Speed control bit                      1 = fast mode                      0 = slow mode
- PWR : Power control bit                      1 = power down                      0 = normal operation

The following table lists the possible combination of the register select bits:

**Register Select Bits**

R1	R0	REGISTER
0	0	Write data to DAC
0	1	Reserved
1	0	Reserved
1	1	Write data to control register

The meaning of the 12 data bits depends on the selected register. For the DAC register, the 12 data bits determine the new DAC output value:

**Data Bits: DAC**

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
New DAC value											

If the control register is selected, then D1, D0 of the 12 data bits are used to program the reference voltage:

**Data Bits: CONTROL**

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X <sup>(1)</sup>	X	X	X	X	X	X	X	X	X	REF1	REF2

(1) X = don't care

REF1 and REF0 determine the reference source. If internal reference is selected, REF1 and REF0 determine the reference voltage.

**Reference Bits**

REF1	REF0	REFERENCE
0	0	External
0	1	1.024 V
1	0	2.048 V
1	1	External

**CAUTION:**

**If external reference voltage is applied to the REF pin, external reference MUST be selected.**

**EXAMPLE:**

- Set DAC output, select fast mode, select internal reference at 2.048 V:

**Set reference voltage to 2.048 V (CONTROL register):**

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	1	0

**Write new DAC value and update DAC output:**

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	New DAC output value											

The DAC output is updated on the rising clock edge after D0 is sampled.


To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

**LINEARITY, OFFSET, AND GAIN ERROR USING SINGLE END SUPPLIES**

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 15.



**Figure 15. Effect of Negative Offset (Single Supply)**

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.


For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage.

**POWER-SUPPLY BYPASSING AND GROUND MANAGEMENT**

Printed-circuit boards that use separate analog and digital ground planes offer the best system performance. Wire-wrap boards do not perform well and should not be used. The two ground planes should be connected together at the low-impedance power-supply source. The best ground connection may be achieved by connecting the DAC AGND terminal to the system analog ground plane, making sure that analog ground currents are well managed and there are negligible voltage drops across the ground plane.

A 0.1- $\mu$ F ceramic-capacitor bypass should be connected between  $V_{DD}$  and AGND and mounted with short leads as close as possible to the device. Use of ferrite beads may further isolate the system analog supply from the digital power supply.

Figure 16 shows the ground plane layout and bypassing technique.



**Figure 16. Power-Supply Bypassing**

---

## DEFINITIONS OF SPECIFICATIONS AND TERMINOLOGY

### **Integral Nonlinearity (INL)**

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

### **Differential Nonlinearity (DNL)**

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

### **Zero-Scale Error ( $E_{zs}$ )**

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

### **Gain Error ( $E_G$ )**

Gain error is the error in slope of the DAC transfer function.

### **Total Harmonic Distortion (THD)**

THD is the ratio of the rms value of the first six harmonic components to the value of the fundamental signal. The value for THD is expressed in decibels.

### **Signal-To-Noise Ratio + Distortion (S/N+D)**


S/N+D is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

### **Spurious Free Dynamic Range (SFDR)**

Spurious free dynamic range is the difference between the rms value of the output signal and the rms value of the largest spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. Falls within JEDEC MO-187 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - D. Falls within JEDEC MS-012 variation AA.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated