## FEATURES

Complete supervisory and sequencing solution for up to 10 supplies
10 supply fault detectors enable supervision of supplies to $<0.5 \%$ accuracy at all voltages at $25^{\circ} \mathrm{C}$
$<1.0 \%$ accuracy across all voltages and temperatures
5 selectable input attenuators allow supervision of Supplies up to 14.4 V on VH
Supplies up to 6 V on VP1 to VP4 (VPn)
5 dual-function inputs, VX1 to VX5 (VXn)
High impedance input to supply fault detector with
thresholds between 0.573 V and 1.375 V
General-purpose logic input
10 programmable output drivers (PDO1 to PDO10)
Open collector with external pull-up
Push/pull output, driven to VDDCAP or VPn
Open collector with weak pull-up to VDDCAP or VPn
Internally charge-pumped high drive for use with external
N-FET (PDO1 to PDO6 only)
Sequencing engine (SE) implements state machine control of PDO outputs
State changes conditional on input events
Enables complex control of boards
Power-up and power-down sequence control
Fault event handling
Interrupt generation on warnings
Watchdog function can be integrated in SE
Program software control of sequencing through SMBus
Complete voltage-margining solution for 6 voltage rails
6 voltage output 8-bit DACs ( 0.300 V to 1.551 V ) allow voltage
adjustment via dc-to-dc converter trim/feedback node
12-bit ADC for readback of all supervised voltages
2 auxiliary (single-ended) ADC inputs
Reference input (REFIN) has 2 input options
Driven directly from 2.048 V ( $\pm 0.25 \%$ ) REFOUT pin
More accurate external reference for improved ADC performance
Device powered by the highest of VPn, VH for improved redundancy
User EEPROM: 256 bytes
Industry-standard 2-wire bus interface (SMBus)
Guaranteed PDO low with VH, VPn = 1.2 V
Available in 40 -lead, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ LFCSP and
48-lead, $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ TQFP

For more information about the ADM1066 register map, refer to the AN-698 Application Note.

## Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.


Figure 1.

## APPLICATIONS

Central office systems
Servers/routers
Multivoltage system line cards
DSP/FPGA supply sequencing
In-circuit testing of margined supplies

## GENERAL DESCRIPTION

The ADM1066 is a configurable supervisory/sequencing device that offers a single-chip solution for supply monitoring and sequencing in multiple-supply systems. In addition to these functions, the ADM1066 integrates a 12 -bit ADC and six 8 -bit voltage output DACs. These circuits can be used to implement a closed-loop margining system that enables supply adjustment by altering either the feedback node or reference of a dc-to-dc converter using the DAC outputs.

Supply margining can be performed with a minimum of external components. The margining loop can be used for in-circuit testing of a board during production (for example, to verify the board's functionality at $-5 \%$ of nominal supplies), or can be used dynamically to accurately control the output voltage of a dc-to-dc converter.
(continued on Page 3)

[^0]
## ADM1066

## TABLE OF CONTENTS

Features .....  .1
Functional Block Diagram .....  1
Applications. ..... 1
General Description .....  1
Revision History ..... 2
Specifications ..... 4
Pin Configurations and Function Descriptions ..... 7
Absolute Maximum Ratings ..... 9
Thermal Resistance .....  9
ESD Caution ..... 9
Typical Performance Characteristics ..... 10
Powering the ADM1066 ..... 13
Inputs ..... 14
Supply Supervision ..... 14
Programming the Supply Fault Detectors ..... 14
Input Comparator Hysteresis ..... 15
Input Glitch Filtering ..... 15
Supply Supervision with VXn Inputs ..... 15
VXn Pins as Digital Inputs ..... 15
Outputs ..... 17
Supply Sequencing Through Configurable Output Drivers. 1 ..... 17
Default Output Configuration. ..... 18
Sequencing Engine ..... 19
Overview ..... 19
Warnings ..... 19
REVISION HISTORY
11/06—Rev. B to Rev. C
Updated Format ..... Universal
Changes to Features ..... 1
Changes to Figure 2 ..... 3
Changes to Buffered Voltage Output DACs ..... 5
Changes to Table 2 ..... 7
Changes to Table 6 ..... 14
Changes to Programming the Supply Fault Detectors Section 1 ..... 14
Changes to Table 9 ..... 22
Changes to Figure 36 and Figure 37 ..... 29
5/06-Rev. A to Rev. B
Changes to Features Section .....  1
Changes to Table 1 ..... 5
Changes to Table 2 ..... 8
SMBus Jump (Unconditional Jump) ..... 19
Sequencing Engine Application Example ..... 20
Fault and Status Reporting ..... 21
Voltage Readback ..... 22
Supply Supervision with the ADC ..... 22
Supply Margining ..... 23
Overview ..... 23
Open-Loop Margining ..... 23
Closed-Loop Supply Margining ..... 23
Writing to the DACs ..... 24
Choosing the Size of the Attenuation Resistor ..... 24
DAC Limiting/Other Safety Features ..... 24
Applications Diagram ..... 25
Communicating with the ADM1066. ..... 26
Configuration Download at Power-Up ..... 26
Updating the Configuration ..... 26
Updating the Sequencing Engine ..... 27
Internal Registers ..... 27
EEPROM ..... 27
Serial Bus Interface ..... 27
SMBus Protocols for RAM and EEPROM ..... 30
Write Operations ..... 30
Read Operations ..... 31
Outline Dimensions ..... 33
Ordering Guide ..... 34
Changes to Table 3 ..... 10
Added Table 4 ..... 10
Added Default Output Configuration Section ..... 19
Changes to Fault Reporting Section ..... 19
Added Table 11 ..... 30
Changes to Ordering Guide ..... 36
1/05-Rev. 0 to Rev. A
Changes to Figure 1 .....  1
Changes to Absolute Maximum Ratings Section ..... 8
Change to Supply Sequencing Through Configurable
Output Drivers Section ..... 16
Changes to Figure 33 ..... 23
Change to Table 10 ..... 32
10/04—Revision 0: Initial Version

## GENERAL DESCRIPTION

(continued from Page 1)

The device also provides up to 10 programmable inputs for monitoring under, over, or out-of-window faults on up to 10 supplies. In addition, 10 programmable outputs can be used as logic enables. Six of these programmable outputs can also provide up to a 12 V output for driving the gate of an N -channel FET that can be placed in the path of a supply.
The logical core of the device is a sequencing engine. This state-machine-based construction provides up to 63 different states.

This design enables very flexible sequencing of the outputs, based on the condition of the inputs.
The device is controlled via configuration data that can be programmed into an EEPROM. The whole configuration can be programmed using an intuitive GUI-based software package provided by Analog Devices, Inc.


Figure 2. Detailed Block Diagram

## ADM1066

## SPECIFICATIONS

$\mathrm{VH}=3.0 \mathrm{~V}$ to $14.4 \mathrm{~V}^{1}, \mathrm{VPn}=3.0 \mathrm{~V}$ to $6.0 \mathrm{~V}^{1}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter \& Min \& Typ \& Max \& Unit \& Test Conditions/Comments \\
\hline \begin{tabular}{l}
POWER SUPPLY ARBITRATION
VH, VPn \\
VPn \\
VH \\
VDDCAP \\
Cvddcap
\end{tabular} \& 3.0

2.7

10 \& 4.75 \& $$
\begin{aligned}
& 6.0 \\
& 14.4 \\
& 5.4
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mu \mathrm{~F}
\end{aligned}
$$

\] \& | Minimum supply required on one of VPn, VH |
| :--- |
| Maximum VDDCAP $=5.1 \mathrm{~V}$, typical |
| VDDCAP $=4.75 \mathrm{~V}$ |
| Regulated LDO output |
| Minimum recommended decoupling capacitance | <br>


\hline | POWER SUPPLY |
| :--- |
| Supply Current, Ive, Ivpn Additional Currents All PDO FET Drivers On |
| Current Available from VDDCAP |
| DAC Supply Currents ADC Supply Current EEPROM Erase Current | \& \& | 4.2 |
| :--- |
| 1 |
| 2.2 |
| 1 |
| 10 | \& 6

2 \& \[
$$
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA} \\
& \mathrm{~mA} \\
& \mathrm{~mA} \\
& \mathrm{~mA} \\
& \mathrm{~mA}
\end{aligned}
$$

\] \& | VDDCAP $=4.75 \mathrm{~V}, \mathrm{PDO} 1$ to PDO10 off, DACs off, ADC off |
| :--- |
| VDDCAP $=4.75 \mathrm{~V}$, PDO1 to PDO6 loaded with $1 \mu \mathrm{~A}$ each, PDO7 |
| to PDO10 off |
| Maximum additional load that can be drawn from all PDO pullups to VDDCAP |
| 6 DACs on with $100 \mu$ A maximum load on each |
| Running round-robin loop |
| 1 ms duration only, VDDCAP $=3 \mathrm{~V}$ | <br>


\hline | SUPPLY FAULT DETECTORS |
| :--- |
| VH Pin |
| Input Impedance |
| Input Attenuator Error |
| Detection Ranges |
| High Range |
| Midrange |
| VPn Pins |
| Input Impedance |
| Input Attenuator Error |
| Detection Ranges |
| Midrange |
| Low Range |
| Ultralow Range |
| VXn Pins |
| Input Impedance |
| Detection Range Ultralow Range |
| Absolute Accuracy |
| Threshold Resolution |
| Digital Glitch Filter | \& | 6 2.5 |
| :--- |
| 2.5 |
| 1.25 |
| 0.573 |
| 1 |
| 0.573 | \& | 52 $\pm 0.05$ |
| :--- |
| 52 $\pm 0.05$ |
| 8 |
| 0 |
| 100 | \& | 14.4 |
| :--- |
| 6 |
| 6 |
| 3 |
| 1.375 |
| 1.375 |
| $\pm 1$ | \& | V |
| :--- |
| V |
| k $\Omega$ |
| \% |
| V |
| V |
| V |
| $M \Omega$ |
| V |
| \% |
| Bits |
| $\mu \mathrm{s}$ |
| $\mu \mathrm{s}$ | \& | Midrange and high range |
| :--- |
| Low range and midrange |
| No input attenuation error |
| No input attenuation error VREF error + DAC nonlinearity + comparator offset error + input attenuation error |
| Minimum programmable filter length |
| Maximum programmable filter length | <br>


\hline | ANALOG-TO-DIGITAL CONVERTER Signal Range |
| :--- |
| Input Reference Voltage on REFIN Pin, Vrefin |
| Resolution |
| INL |
| Gain Error | \& 0 \& | $2.048$ |
| :--- |
| 12 | \& $V_{\text {REFIN }}$

$$
\begin{aligned}
& \pm 2.5 \\
& \pm 0.05
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& \text { V } \\
& \text { V } \\
& \text { Bits } \\
& \text { LSB } \\
& \%
\end{aligned}
$$

\] \& | The ADC can convert signals presented to the VH, VPn, and VXn pins; VPn and VH input signals are attenuated depending on the selected range; a signal at the pin corresponding to the selected range is from 0.573 V to 1.375 V at the ADC input |
| :--- |
| Endpoint corrected, $\mathrm{V}_{\text {REFIN }}=2.048 \mathrm{~V}$ |
| $V_{\text {Refin }}=2.048 \mathrm{~V}$ | <br>

\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter \& Min \& Typ \& Max \& Unit \& Test Conditions/Comments \\
\hline \begin{tabular}{l}
Conversion Time \\
Offset Error \\
Input Noise \\
AUX1, AUX2 Input Impedance
\end{tabular} \& 1 \& \[
\begin{aligned}
\& 0.44 \\
\& 84 \\
\& 0.25
\end{aligned}
\] \& \(\pm 2\) \& \begin{tabular}{l}
ms \\
ms \\
LSB \\
LSB \(_{\text {RMS }}\) \\
\(\mathrm{M} \Omega\)
\end{tabular} \& \begin{tabular}{l}
One conversion on one channel \\
All 12 channels selected, \(16 \times\) averaging enabled \\
\(\mathrm{V}_{\text {REFIN }}=2.048 \mathrm{~V}\) \\
Direct input (no attenuator)
\end{tabular} \\
\hline \begin{tabular}{l}
BUFFERED VOLTAGE OUTPUT DACs \\
Resolution \\
Code 0x7F Output Voltage \\
Range 1 \\
Range 2 \\
Range 3 \\
Range 4 \\
Output Voltage Range \\
LSB Step Size \\
INL \\
DNL \\
Gain Error \\
Maximum Load Current (Source) \\
Maximum Load Current (Sink) \\
Maximum Load Capacitance \\
Settling Time to 50 pF Load \\
Load Regulation \\
PSRR
\end{tabular} \& \[
\begin{aligned}
\& 0.592 \\
\& 0.796 \\
\& 0.996 \\
\& 1.246
\end{aligned}
\] \& 8
0.6
0.8
1
1.25
601.25
2.36

100
100
2.5
60

40 \& \[
$$
\begin{aligned}
& 0.603 \\
& 0.803 \\
& 1.003 \\
& 1.253 \\
& \\
& \pm 0.75 \\
& \pm 0.4 \\
& 1 \\
& \\
& 50 \\
& 2
\end{aligned}
$$

\] \& | Bits |
| :--- |
| V |
| V |
| V |
| V |
| mV |
| mV |
| LSB |
| LSB |
| \% |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| pF |
| $\mu \mathrm{s}$ |
| mV |
| dB |
| dB | \& | 6 DACs are individually selectable for centering on one of four output voltage ranges |
| :--- |
| Same range, independent of center point |
| Endpoint corrected |
| Per mA |
| DC |
| 100 mV step in 20 ns with 50 pF load | <br>


\hline | REFERENCE OUTPUT |
| :--- |
| Reference Output Voltage Load Regulation |
| Minimum Load Capacitance PSRR | \& \[

2.043

\] \& \[

$$
\begin{aligned}
& 2.048 \\
& -0.25 \\
& 0.25 \\
& \\
& 60
\end{aligned}
$$

\] \& 2.053 \& | V |
| :--- |
| mV |
| mV |
| $\mu \mathrm{F}$ |
| dB | \& | No load |
| :--- |
| Sourcing current, $\mathrm{I}_{\mathrm{DACnMax}}=-100 \mu \mathrm{~A}$ |
| Sinking current, IDACnMAX $=100 \mu \mathrm{~A}$ |
| Capacitor required for decoupling, stability DC | <br>


\hline | PROGRAMMABLE DRIVER OUTPUTS |
| :--- |
| High Voltage (Charge-Pump) Mode (PDO1 to PDO6) |
| Output Impedance |
| Voн |
| Voн |
| Voh $^{2}$ |
| loutavg |
| Standard (Digital Output) Mode (PDO1 to PDO10) |
| Voн |
| VoL |
| lot ${ }^{2}$ |
| Isink ${ }^{2}$ |
| Rpul-up |
| $I_{\text {source }}(\mathrm{VPn})^{2}$ |
| Three-State Output Leakage Current |
| Oscillator Frequency | \& \[

$$
\begin{aligned}
& 11 \\
& 10.5 \\
& 8 \\
& \\
& \\
& 2.4 \\
& \\
& \mathrm{~V}_{\mathrm{Pu}}-0.3 \\
& 0 \\
& \\
& 16 \\
& \\
& 90
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 500 \\
& 12.5 \\
& 12 \\
& 10 \\
& 20 \\
& \\
& \hline 20 \\
& \\
& 100
\end{aligned}
$$

\] \& | 14 |
| :--- |
| 13.5 |
| 13.5 |
| 4.5 |
| 0.50 |
| 20 |
| 60 |
| 29 |
| 2 |
| 10 |
| 110 | \& | $\mathrm{k} \Omega$ |
| :--- |
| V |
| V |
| V |
| $\mu \mathrm{A}$ |
| V |
| V |
| V |
| V |
| mA |
| mA |
| $\mathrm{k} \Omega$ |
| mA |
| $\mu \mathrm{A}$ $\mathrm{kHz}$ | \& | $\begin{aligned} & \text { ІІ }=0 \\ & \mathrm{I}_{\mathrm{OH}}=1 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OH}}=7 \mu \mathrm{~A} \\ & 2 \mathrm{~V}<\mathrm{V} \text { OH }<7 \mathrm{~V} \end{aligned}$ |
| :--- |
| $\mathrm{V}_{\text {PU }}$ (pull-up to VDDCAP or VPn) $=2.7 \mathrm{~V}$, $\mathrm{I}_{\text {он }}=0.5 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {PU }}$ to $\mathrm{VPn}=6.0 \mathrm{~V}$, $\mathrm{loH}_{\mathrm{OH}}=0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{PU}} \leq 2.7 \mathrm{~V}$, $\mathrm{loH}=0.5 \mathrm{~mA}$ |
| $\mathrm{loL}^{2}=20 \mathrm{~mA}$ |
| Maximum sink current per PDO pin |
| Maximum total sink for all PDO pins |
| Internal pull-up |
| Current load on any VPn pull-ups, that is, total source current available through any number of PDO pull-up switches configured onto any one $\mathrm{V}_{\mathrm{PDO}}=14.4 \mathrm{~V}$ |
| All on-chip time delays derived from this clock | <br>

\hline
\end{tabular}

## ADM1066

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS (VXn, A0, A1) <br> Input High Voltage, $\mathrm{V}_{\mathrm{H}}$ <br> Input Low Voltage, VIL <br> Input High Current, $I_{\text {H }}$ <br> Input Low Current, IIL <br> Input Capacitance <br> Programmable Pull-Down Current, Ipul-Down | 2.0 -1 | 5 20 | 0.8 | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> pF <br> $\mu \mathrm{A}$ | $\begin{aligned} & \text { Maximum } \mathrm{V}_{\mathbb{N}}=5.5 \mathrm{~V} \\ & \text { Maximum } \mathrm{V}_{\mathbb{N}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}}=0 \\ & \\ & \text { VDDCAP }=4.75, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {, if known logic state is required } \end{aligned}$ |
| SERIAL BUS DIGITAL INPUTS <br> (SDA, SCL) <br> Input High Voltage, $V_{\text {IH }}$ <br> Input Low Voltage, VLI <br> Output Low Voltage, $\mathrm{VoL}^{2}$ | 2.0 |  | $\begin{aligned} & 0.8 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | lout $=-3.0 \mathrm{~mA}$ |
| SERIAL BUS TIMING Clock Frequency, fscık Bus Free Time, tbuF Start Setup Time, tsu:stA Start Hold Time, thd;:TA SCL Low Time, tıow SCL High Time, thigh SCL, SDA Rise Time, $\mathrm{t}_{\mathrm{R}}$ SCL, SDA Fall Time, $\mathrm{t}_{\mathrm{F}}$ Data Setup Time, tsu;Dat Data Hold Time, thd;дat Input Low Current, IL | $\begin{aligned} & 4.7 \\ & 4.7 \\ & 4 \\ & 4.7 \\ & 4 \\ & \\ & 250 \\ & 5 \end{aligned}$ |  | $400$ $\begin{aligned} & 1000 \\ & 300 \end{aligned}$ | kHz <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> ns <br> ns <br> $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0$ |
| SEQUENCING ENGINE TIMING <br> State Change Time |  | 10 |  | $\mu \mathrm{s}$ |  |

[^1]
## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. LFCSP Pin Configuration

## ADM1066

| Pin No. |  |  |  |
| :--- | :--- | :--- | :--- |
| LFCSP $^{1}$ | TQFP | Mnemonic | Description |

${ }^{1}$ Note that the LFCSP has an exposed pad on the bottom. This pad is a no connect (NC). If possible, this pad should be soldered to the board for improved mechanical stability.
${ }^{2}$ In a typical application, all ground pins are connected together.

## ADM1066

## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| Voltage on VH Pin | 16 V |
| Voltage on VPn Pins | 7 V |
| Voltage on VXn Pins | -0.3 V to +6.5 V |
| Voltage on AUX1, AUX2 Pins | -0.3 V to +5 V |
| Voltage on A0, A1 Pins | -0.3 V to +7 V |
| Voltage on REFIN, REFOUT Pins | 5 V |
| Voltage on VDDCAP, VCCP Pins | 6.5 V |
| Voltage on DACn Pins | 6.5 V |
| Voltage on PDOn Pins | 16 V |
| Voltage on SDA, SCL Pins | 7 V |
| Voltage on GND, AGND, PDOGND, REFGND Pins | -0.3 V to +0.3 V |
| Input Current at Any Pin | $\pm 5 \mathrm{~mA}$ |
| Package Input Current | $\pm 20 \mathrm{~mA}$ |
| Maximum Junction Temperature (T, max) | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature, |  |
| $\quad$ Soldering Vapor Phase, 60 sec | $215^{\circ} \mathrm{C}$ |
| ESD Rating, All Pins | 2000 V |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\text {IA }}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 40-Lead LFCSP | 25 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 48-Lead TQFP | 50 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## ADM1066

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. VVDDCAP Vs. VVP1


Figure 6. VVDDCAP Vs. VVH


Figure 7. Ivp1 vs. Vvp1 (VP1 as Supply)


Figure 8. Ivp1 vs. Vvp1 (VP1 Not as Supply)


Figure 9. Ive vs. Vvu (VH as Supply)


Figure 10. IVH Vs. $V_{V H}$ (VH Not as Supply)


Figure 11. VPDO1 (FET Drive Mode) vs. I LOAD


Figure 12. VPDO1 (Strong Pull-Up to VPn) vs. I LOAD


Figure 13. VPDO1 (Weak Pull-Up to VPn) vs. ILOAD


Figure 14. DNL for ADC


Figure 15. INL for ADC


Figure 16. ADC Noise, Midcode Input, 10,000 Reads

## ADM1066



Figure 17. Transient Response of DAC Code Change into Typical Load


Figure 18. Transient Response of DAC to Turn-On from HI-Z State


Figure 19. DAC Output vs. Temperature


Figure 20. REFOUT vs. Temperature

## POWERING THE ADM1066

The ADM1066 is powered from the highest voltage input on either the positive-only supply inputs (VPn) or the high voltage supply input (VH). This technique offers improved redundancy because the device is not dependent on any particular voltage rail to keep it operational. The same pins are used for supply fault detection (discussed in the Programming the Supply Fault Detectors section). A VDD arbitrator on the device chooses which supply to use. The arbitrator can be considered an OR'ing of five LDOs together. A supply comparator chooses the highest input to provide the on-chip supply. There is minimal switching loss with this architecture ( $\sim 0.2 \mathrm{~V}$ ), resulting in the ability to power the ADM1066 from a supply as low as 3.0 V . The supply on the VXn pins cannot be used to power the device.

An external capacitor to GND is required to decouple the on-chip supply from noise. This capacitor should be connected to the VDDCAP pin, as shown in Figure 21. The capacitor has another use during brownouts (momentary loss of power). Under these conditions, when the input supply (VPn or VH) dips transiently below $V_{D D}$, the synchronous rectifier switch immediately turns off so that it does not pull $V_{D D}$ down. The $V_{D D}$ capacitor can then act as a reservoir to keep the device active until the next highest supply takes over the powering of the device. A $10 \mu \mathrm{~F}$ capacitor is recommended for this reservoir/decoupling function.

When two or more supplies are within 100 mV of each other, the supply that first takes control of $V_{D D}$ keeps control. For example, if VP1 is connected to a 3.3 V supply, VdD powers up to approximately 3.1 V through VP1. If VP2 is then connected to another 3.3 V supply, VP1 still powers the device, unless VP2 goes 100 mV higher than VP1.


## ADM1066

## INPUTS

## SUPPLY SUPERVISION

The ADM1066 has 10 programmable inputs. Five of these are dedicated supply fault detectors (SFDs). These dedicated inputs are called VH and VPn (VP1 to VP4) by default. The other five inputs are labeled VXn (VX1 to VX5) and have dual functionality. They can be used as either supply fault detectors, with similar functionality as VH and VPn, or CMOS-/TTL-compatible logic inputs to the devices. Therefore, the ADM1066 can have up to 10 analog inputs, a minimum of five analog inputs and five digital inputs, or a combination. If an input is used as an analog input, it cannot be used as a digital input. Therefore, a configuration requiring 10 analog inputs has no available digital inputs. Table 6 shows the details of each input.


## PROGRAMMING THE SUPPLY FAULT DETECTORS

The ADM1066 has up to 10 SFDs on its 10 input channels. These highly programmable reset generators enable the supervision of up to 10 supply voltages. The supplies can be as low as 0.573 V and as high as 14.4 V . The inputs can be configured to detect an undervoltage fault (the input voltage drops below a preprogrammed value), an overvoltage fault (the input voltage rises above a preprogrammed value), or an out-ofwindow fault (an undervoltage or overvoltage). The thresholds can be programmed to an 8 -bit resolution in registers provided in the ADM1066. This translates to a voltage resolution that is dependent on the range selected.

The resolution is given by
Step Size $=$ Threshold Range $/ 255$
Therefore, if the high range is selected on VH, the step size can be calculated as follows:

$$
(14.4 \mathrm{~V}-6.0 \mathrm{~V}) / 255=32.9 \mathrm{mV}
$$

Table 5 lists the upper and lower limits of each available range, the bottom of each range $\left(\mathrm{V}_{\mathrm{B}}\right)$, and the range itself $\left(\mathrm{V}_{\mathrm{R}}\right)$.

Table 5. Voltage Range Limits

| Voltage Range (V) | $\mathbf{V}_{\mathbf{B}}(\mathbf{V})$ | $\mathbf{V}_{\mathbf{R}}(\mathbf{V})$ |
| :--- | :--- | :--- |
| 0.573 to 1.375 | 0.573 | 0.802 |
| 1.25 to 3.00 | 1.25 | 1.75 |
| 2.5 to 6.0 | 2.5 | 3.5 |
| 6.0 to 14.4 | 6.0 | 9.6 |

The threshold value required is given by

$$
V_{T}=\left(V_{R} \times N\right) / 255+V_{B}
$$

where:
$V_{T}$ is the desired threshold voltage (UV or OV).
$V_{R}$ is the voltage range.
$N$ is the decimal value of the 8 -bit code.
$V_{B}$ is the bottom of the range.
Reversing the equation, the code for a desired threshold is given by

$$
N=255 \times\left(V_{T}-V_{B}\right) / V_{R}
$$

For example, if the user wants to set a 5 V OV threshold on VP1, the code to be programmed in the PS1OVTH register (discussed in the AN-698 Application Note) is given by

$$
N=255 \times(5-2.5) / 3.5
$$

Therefore, $N=182$ (1011 0110 or 0xB6).

Table 6. Input Functions, Thresholds, and Ranges

| Input | Function | Voltage Range (V) | Maximum Hysteresis | Voltage Resolution (mV) | Glitch Filter ( $\boldsymbol{\mu s}$ ) |
| :--- | :--- | :--- | :--- | :--- | :--- |
| VH | High V Analog Input | 2.5 to 6.0 | 425 mV | 13.7 | 0 to 100 |
|  |  | 6.0 to 14.4 | 1.02 V | 32.9 | 0 to 100 |
| VPn | Positive Analog Input | 0.573 to 1.375 | 97.5 mV | 3.14 | 0 to 100 |
|  |  | 1.25 to 3.00 | 212 mV | 0 to 100 |  |
| VXn | High Z Analog Input | 2.5 to 6.0 | 425 mV | 13.7 | 0 to 100 |
|  | 0.573 to 1.375 | 97.5 mV | 3.14 | 0 to 100 |  |
|  | Digital Input | 0 to 5 | $\mathrm{~N} / \mathrm{A}$ | N/A | 0 to 100 |

## INPUT COMPARATOR HYSTERESIS

The UV and OV comparators shown in Figure 22 are always looking at VPn. To avoid chattering (multiple transitions when the input is very close to the set threshold level), these comparators have digitally programmable hysteresis. The hysteresis can be programmed up to the values shown in Table 6.

The hysteresis is added after a supply voltage goes out of tolerance. Therefore, the user can program how much above the UV threshold the input must rise again before a UV fault is deasserted. Similarly, the user can program how much below the OV threshold an input must fall again before an OV fault is deasserted.

The hysteresis figure is given by

$$
V_{H Y S T}=V_{R} \times N_{\text {THRESH }} / 255
$$

where:
$V_{H Y S T}$ is the desired hysteresis voltage.
$N_{\text {THRESH }}$ is the decimal value of the 5-bit hysteresis code.
Note that $\mathrm{N}_{\text {thresh }}$ has a maximum value of 31 . The maximum hysteresis for the ranges is listed in Table 6.

## INPUT GLITCH FILTERING

The final stage of the SFDs is a glitch filter. This block provides time-domain filtering on the output of the SFD comparators, which allows the user to remove any spurious transitions such as supply bounce at turn-on. The glitch filter function is additional to the digitally programmable hysteresis of the SFD comparators. The glitch filter timeout is programmable up to $100 \mu \mathrm{~s}$.
For example, when the glitch filter timeout is $100 \mu \mathrm{~s}$, any pulses appearing on the input of the glitch filter block that are less than $100 \mu \mathrm{~s}$ in duration are prevented from appearing on the output of the glitch filter block. Any input pulse that is longer than $100 \mu \mathrm{~s}$ appears on the output of the glitch filter block. The output is delayed with respect to the input by $100 \mu \mathrm{~s}$. The filtering process is shown in Figure 23.


Figure 23. Input Glitch Filter Function

## SUPPLY SUPERVISION WITH VXn INPUTS

The VXn inputs have two functions. They can be used as either supply fault detectors or digital logic inputs. When selected as an analog (SFD) input, the VXn pins have very similar functionality to the VH and VPn pins. The major difference is that the VXn pins have only one input range: 0.573 V to 1.375 V . Therefore, these inputs can directly supervise only the very low supplies. However, the input impedance of the VXn pins is high, allowing an external resistor divide network to be connected to the pin. Thus, any supply can be potentially divided down into the input range of the VXn pin and be supervised. This enables the ADM1066 to monitor other supplies such as $+24 \mathrm{~V},+48 \mathrm{~V}$, and -5 V .
An additional supply supervision function is available when the VXn pins are selected as digital inputs. In this case, the analog function is available as a second detector on each of the dedicated analog inputs, VPn and VH. The analog function of VX1 is mapped to VP1, VX2 is mapped to VP2, and so on. VX5 is mapped to VH. In this case, these SFDs can be viewed as a secondary or warning SFD.
The secondary SFDs are fixed to the same input range as the primary SFD. They are used to indicate warning levels rather than failure levels. This allows faults and warnings to be generated on a single-supply using only one pin. For example, if VP1 is set to output a fault when a 3.3 V supply drops to 3.0 V , VX1 can be set to output a warning at 3.1 V . Warning outputs are available for readback from the status registers. They are also OR'ed together and fed into the SE , allowing warnings to generate interrupts on the PDOs. Therefore, in this example, if the supply drops to 3.1 V , a warning is generated, and remedial action can be taken before the supply drops out of tolerance.

## VXn PINS AS DIGITAL INPUTS

As mentioned in the Supply Supervision with VXn Inputs section, the VXn input pins on the ADM1066 have dual functionality. The second function is as a digital input to the device. Therefore, the ADM1066 can be configured for up to five digital inputs. These inputs are TTL-/CMOScompatible. Standard logic signals can be applied to the pins: RESET from reset generators, PWRGD signals, fault flags, manual resets, and others. These signals are available as inputs to the SE, and therefore, can be used to control the status of the PDOs. The inputs can be configured to detect either a change in level or an edge.
When configured for level detection, the output of the digital block is a buffered version of the input. When configured for edge detection, a pulse of programmable width is output from the digital block once the logic transition is detected. The width is programmable from $0 \mu$ s to $100 \mu \mathrm{~s}$.

## ADM1066

The digital blocks feature the same glitch filter function that is available on the SFDs. This enables the user to ignore spurious transitions on the inputs. For example, the filter can be used to debounce a manual reset switch.

When configured as digital inputs, each VXn pin has a weak $(10 \mu \mathrm{~A})$ pull-down current source available for placing the input into a known condition, even if left floating. The current source, if selected, weakly pulls the input to GND.


Figure 24. VXn Digital Input Function

## OUTPUTS

## SUPPLY SEQUENCING THROUGH CONFIGURABLE OUTPUT DRIVERS

Supply sequencing is achieved with the ADM1066 using the programmable driver outputs (PDOs) on the device as control signals for supplies. The output drivers can be used as logic enables or as FET drivers.
The sequence in which the PDOs are asserted (and, therefore, the supplies are turned on) is controlled by the sequencing engine (SE). The SE determines what action is to be taken with the PDOs based on the condition of the ADM1066 inputs. Therefore, the PDOs can be set up to assert when the SFDs are in tolerance, the correct input signals are received on the VXn digital pins, no warnings are received from any of the inputs of the device, and so on. The PDOs can be used for a variety of functions. The primary function is to provide enable signals for LDOs or dc-to-dc converters that generate supplies locally on a board. The PDOs can also be used to provide a PWRGD signal when all the SFDs are in tolerance, or a RESET output if one of the SFDs goes out of specification (this can be used as a status signal for a DSP, FPGA, or other microcontroller).
The PDOs can be programmed to pull up to a number of different options. The outputs can be programmed as follows:

- Open-drain (allowing the user to connect an external pullup resistor)
- Open-drain with weak pull-up to $V_{D D}$
- Open-drain with strong pull-up to $V_{D D}$
- Open-drain with weak pull-up to VPn
- Open-drain with strong pull-up to VPn
- Strong pull-down to GND
- Internally charge-pumped high drive (12 V, PDO1 to PDO6 only)

The last option (available only on PDO1 to PDO6) allows the user to directly drive a voltage high enough to fully enhance an external nFET , which is used to isolate, for example, a card-side voltage from a backplane supply (a PDO can sustain greater than 10.5 V into a $1 \mu \mathrm{~A}$ load). The pull-down switches can also be used to drive status LEDs directly.
The data driving each of the PDOs can come from one of three sources. The source can be enabled in the PDOnCFG configuration register (see the AN-698 Application Note for details).
The data sources are as follows:

- Output from the SE.
- Directly from the SMBus. A PDO can be configured so the SMBus has direct control over it. This enables software control of the PDOs. Therefore, a microcontroller can be used to initiate a software power-up/power-down sequence.
- On-Chip Clock. A 100 kHz clock is generated on the device. This clock can be made available on any of the PDOs. It can be used, for example, to clock an external device such as an LED.


Figure 25. Programmable Driver Output

## ADM1066

## DEFAULT OUTPUT CONFIGURATION

All of the internal registers in an unprogrammed ADM1066 device from the factory are set to 0 . Because of this, the PDOs are pulled to GND by a weak ( $20 \mathrm{k} \Omega$ ) on-chip pull-down resistor.
All PDOs behave as follows as the input supply to the
ADM1066 ramps up on VPn or VH:

- Input supply 0 V to 1 V . PDOs high impedance.
- Input supply 1 V to 2.7 V . PDOs pulled to GND by a weak ( $20 \mathrm{k} \Omega$ ) on-chip pull-down resistor.
- Supply $>2.7 \mathrm{~V}$. Factory-programmed devices continue to pull all PDOs to GND by a weak ( $20 \mathrm{k} \Omega$ ) on-chip pull-down resistor. Programmed devices download current EEPROM configuration data and the programmed setup is latched. PDO then goes to the state demanded by the configuration. This provides a known condition for the PDOs during power-up.

The internal pull-down can be overdriven with an external pullup of suitable value tied from the PDO pin to the required pull-up voltage. The $20 \mathrm{k} \Omega$ resistor must be accounted for in calculating a suitable value. For example, if PDOn must be pulled up to 3.3 V , and 5 V is available as an external supply, the pull-up resistor value is given by

$$
3.3 \mathrm{~V}=5 \mathrm{~V} \times 20 \mathrm{k} \Omega /\left(R_{U P}+20 \mathrm{k} \Omega\right)
$$

Therefore,

$$
R_{U P}=(100 \mathrm{k} \Omega-66 \mathrm{k} \Omega) / 3.3 \mathrm{~V}=10 \mathrm{k} \Omega
$$

## SEQUENCING ENGINE

## OVERVIEW

The ADM1066 sequencing engine (SE) provides the user with powerful and flexible control of sequencing. The SE implements a state machine control of the PDO outputs, with state changes conditional on input events. SE programs can enable complex control of boards such as power-up and power-down sequence control, fault event handling, interrupt generation on warnings, among others. A watchdog function that verifies the continued operation of a processor clock can be integrated into the SE program. The SE can also be controlled via the SMBus, giving software or firmware control of the board sequencing.
The SE state machine comprises 63 state cells. Each state has the following attributes:

- Monitors signals indicating the status of the 10 input pins, VP1 to VP4, VH, and VX1 to VX5.
- Can be entered from any other state.
- Three exit routes move the state machine onto a next state: sequence detection, fault monitoring, and timeout.
- Delay timers for the sequence and timeout blocks can be programmed independently, and changed with each state change. The range of timeouts is from 0 ms to 400 ms .
- Output condition of the 10 PDO pins is defined and fixed within a state.
- Transition from one state to the next is made in less than $20 \mu \mathrm{~s}$, which is the time needed to download a state definition from EEPROM to the SE.


Figure 26. State Cell
The ADM1066 offers up to 63 state definitions. The signals monitored to indicate the status of the input pins are the outputs of the SFDs.

## WARNINGS

The SE also monitors warnings. These warnings can be generated when the ADC readings violate their limit register value or when secondary voltage monitors on VPn or VH are triggered. The warnings are ORed together and available as a single warning input to each of the three blocks that enable exiting a state.

## SMBus JUMP (UNCONDITIONAL JUMP)

The SE can be forced to advance to the next state unconditionally. This enables the user to force the SE to advance. Examples of where this could be used include moving to a margining state or debugging a sequence. The SMBus jump or go-to command can be seen as another input to sequence and timeout blocks to provide an exit from each state.

Table 7. Sample Sequence State Entries

| State | Sequence | Timeout | Monitor |
| :--- | :--- | :--- | :--- |
| IDLE1 | IfVX1 is low, go to state IDLE2. |  |  |
| IDLE2 | IfVP1 is okay, go to state EN3V3. | If VP2 is not okay after 10 ms, | If VP1 is not okay, go to state IDLE1. |
| EN3V3 | If VP2 is okay, go to state EN2V5. | go to state DIS3V3. |  |
| DIS3V3 | IfVX1 is high, go to state IDLE1. | If VP3 is not okay after 20 ms, | If VP1 or VP2 is not okay, go to state FSEL2. |
| EN2V5 | IfVP3 is okay, go to state PWRGD. | go to state DIS2V5. |  |
| DIS2V5 | IfVX1 is high, go to state IDLE1. |  | If VP1 or VP2 is not okay, go to state FSEL2. |
| FSEL1 | IfVP3 is not okay, go to state DIS2V5. |  | If VP1 is not okay, go to state IDLE1. |
| FSEL2 | IfVP2 is not okay, go to state DIS3V3. |  | IfVP1,VP2, or VP3 is not okay, go to state FSEL1. |
| PWRGD | IfVX1 is high, go to state DIS2V5. |  |  |

## ADM1066

## SEQUENCING ENGINE APPLICATION EXAMPLE

The application in this section demonstrates the operation of the SE. Figure 27 shows how the simple building block of a single SE state can be used to build a power-up sequence for a 3-supply system.

Table 8 lists the PDO outputs for each state in the same SE implementation. In this system, the presence of a good 5 V supply on VP1 and the VX1 pin held low are the triggers required to start a power-up sequence. The sequence next intends to turn on the 3.3 V supply, and then the 2.5 V supply (assuming successful turn-on of the 3.3 V supply). Once all three supplies are good, the PWRGD state is entered, where the SE remains until a fault occurs on one of the three supplies or until it is instructed to go through a power-down sequence by VX1 going high.

Faults are dealt with throughout the power-up sequence on a case-by-case basis. The following three sections (Sequence Detector, Monitoring Fault Detector, and Timeout Detector sections) describe the individual blocks and use the sample application in Figure 27 to demonstrate the state machine's actions.


Figure 27. Sample Application Flow Diagram

Table 8. PDO Outputs for Each State

| PDO Outputs | IDLE1 | IDLE2 | EN3V3 | EN2V5 | DIS3V3 | DIS2V5 | PWRGD | FSEL1 | FSEL2 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PDO1 $=3$ V3ON | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| PDO2 $=2$ V5ON | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| PDO3 $=$ FAULT | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |

## Sequence Detector

The sequence detector block is used to detect when a step in a sequence has been completed. It looks for one of the SE inputs to change state, and is most often used as the gate on successful progress through a power-up or power-down sequence. A timer block that is included in this detector can insert delays into a power-up or power-down sequence, if required. Timer delays can be set from $10 \mu$ s to 400 ms . Figure 28 is a block diagram of the sequence detector.


Figure 28. Sequence Detector Block Diagram
The sequence detector can also help to identify monitoring faults. In the sample application shown in Figure 27, the FSEL1 and FSEL2 states first identify which of the VP1,VP2, or VP3 pins has faulted, and then they take the appropriate action.

## Monitoring Fault Detector

The monitoring fault detector block is used to detect a failure on an input. The logical function implementing this is a wide OR gate, which can detect when an input deviates from its expected condition. The clearest demonstration of the use of this block is in the PWRGD state, where the monitor block indicates that a failure on one or more of the VP1,VP2, or VP3 inputs has occurred.

No programmable delay is available in this block because the triggering of a fault condition is likely to be caused by a supply falling out of tolerance. In this situation, the user needs to react as quickly as possible. Some latency occurs when moving out of this state, however, because it takes a finite amount of time ( $\sim 20 \mu \mathrm{~s}$ ) for the state configuration to download from EEPROM into the SE. Figure 29 is a block diagram of the monitoring fault detector.

## Timeout Detector

The timeout detector allows the user to trap a failure to ensure proper progress through a power-up or power-down sequence.

In the sample application shown in Figure 27, the timeout nextstate transition is from the EN3V3 and EN2V5 states. For the EN3V3 state, the signal 3V3ON is asserted on the PDO1 output pin upon entry to this state to turn on a 3.3 V supply. This supply rail is connected to the VP2 pin, and the sequence detec-
tor looks for the VP2 pin to go above its UV threshold, which is set in the supply fault detector (SFD) attached to that pin.
The power-up sequence progresses when this change is detected. If, however, the supply fails (perhaps due to a short circuit overloading this supply), the timeout block traps the problem. In this example, if the 3.3 V supply fails within 10 ms , the SE moves to the DIS3V3 state and turns off this supply by bringing PDO1 low. It also indicates that a fault has occurred by taking PDO3 high. Timeout delays of $100 \mu \mathrm{~s}$ to 400 ms can be programmed.


Figure 29. Monitoring Fault Detector Block Diagram

## FAULT AND STATUS REPORTING

The ADM1066 has a fault latch for recording faults. Two registers are set aside for this purpose, FSTAT1 and FSTAT2. A single bit is assigned to each input of the device, and a fault on that input sets the relevant bit. The contents of the fault register can be read out over the SMBus to determine which input(s) faulted. The fault register can be enabled/disabled in each state. To latch data from one state, simply ensure that the fault latch is disabled in the following state. This ensures that only real faults are captured and not, for example, undervoltage conditions that in tut

## ADM1066

## VOLTAGE READBACK

The ADM1066 has an on-board, 12-bit accurate ADC for voltage readback over the SMBus. The ADC has a 12-channel analog mux on the front end. The 12 channels consist of the 10 SFD inputs (VH, VPn, and VXn) and two auxiliary (singleended) ADC inputs (AUX1 and AUX2). Any or all of these inputs can be selected to be read, in turn, by the ADC. The circuit controlling this operation is called the round-robin circuit. This circuit can be selected to run through its loop of conversions once or continuously. Averaging is also provided for each channel. In this case, the round-robin circuit runs through its loop of conversions 16 times before returning a result for each channel. At the end of this cycle, the results are written to the output registers.

The ADC samples single-sided inputs with respect to the AGND pin. A 0 V input gives out Code 0 , and an input equal to the voltage on REFIN gives out full code ( 4095 decimal).
The inputs to the ADC come directly from the VXn pins and from the back of the input attenuators on the VPn and VH pins, as shown in Figure 30 and Figure 31.


Figure 31. ADC Reading on VPn/VH Pins
The voltage at the input pin can be derived from the following equation:

$$
V=\frac{\text { ADC Code }}{4095} \times \text { Attenuation Factor } \times V_{\text {REFIN }}
$$

where $V_{\text {REFIN }}=2.048$ when the internal reference is used (that is, the REFIN pin is connected to the REFOUT pin).
The ADC input voltage ranges for the SFD input ranges are listed in Table 9.

Table 9. ADC Input Voltage Ranges

| SFD Input <br> Range (V) | Attenuation <br> Factor | ADC Input Voltage <br> Range (V) |
| :--- | :--- | :--- |
| 0.573 to 1.375 | 1 | 0 to 2.048 |
| 1.25 to 3 | 2.181 | 0 to 4.46 |
| 2.5 to 6 | 4.363 | 0 to $6.0^{1}$ |
| 6.0 to 14.4 | 10.472 | 0 to $14.4^{1}$ |

${ }^{1}$ The upper limit is the absolute maximum allowed voltage on these pins.
The normal way to supply the reference to the ADC on the REFIN pin is to simply connect the REFOUT pin to the REFIN pin. REFOUT provides a 2.048 V reference. As such, the supervising range covers less than half the normal ADC range. It is possible, however, to provide the ADC with a more accurate external reference for improved readback accuracy.
Supplies can also be connected to the input pins purely for ADC readback, even though these pins could go above the expected supervisory range limits (but not above 6 V , because this violates the absolute maximum ratings on these pins). For instance, a 1.5 V supply connected to the VX1 pin can be correctly read out as an ADC code of approximately $3 / 4$ full scale, but it always sits above any supervisory limits that can be set on that pin. The maximum setting for the REFIN pin is 2.048 V .

## SUPPLY SUPERVISION WITH THE ADC

In addition to the readback capability, a further level of supervision is provided by the on-chip 12-bit ADC. The ADM1066 has limit registers that the user can program a maximum or minimum allowable threshold. Exceeding the threshold generates a warning that can either be read back from the status registers or input into the SE to determine what sequencing action the ADM1066 should take. Only one register is provided for each input channel, so a UV or OV threshold (but not both) can be set for a given channel. The round-robin circuit can be enabled via an SMBus write, or it can be programmed to turn on in any state in the SE program. For example, it can be set to start after a power-up sequence is complete and all supplies are known to be within expected tolerance limits.

A latency is built into this supervision, dictated by the conversion time of the ADC. With all 12 channels selected, the total time for the round-robin operation (averaging off) is approximately 6 ms ( $500 \mu \mathrm{~s}$ per channel selected). Supervision using the ADC, therefore, does not provide the same real time response as the SFDs.

## SUPPLY MARGINING

## OVERVIEW

It is often necessary for the system designer to adjust supplies, either to optimize their level or force them away from nominal values to characterize the system performance under these conditions. This is a function typically performed during an incircuit test (ICT), such as when a manufacturer wants to guarantee that a product under test functions correctly at nominal supplies $-10 \%$.

## OPEN-LOOP MARGINING

The simplest method of margining a supply is to implement an open-loop technique. A popular method for this is to switch extra resistors into the feedback node of a power module, such as a dc-to-dc converter or low dropout regulator (LDO). The extra resistor alters the voltage at the feedback or trim node and forces the output voltage to margin up or down by a certain amount.

The ADM1066 can perform open-loop margining for up to six supplies. The six on-board voltage DACs (DAC1 to DAC6) can drive into the feedback pins of the power modules to be margined. The simplest circuit to implement this function is an attenuation resistor, which connects the DACn pin to the feedback node of a dc-to-dc converter. When the DACn output voltage is set equal to the feedback voltage, no current flows into the attenuation resistor, and the dc-to-dc converter output voltage does not change. Taking DACn above the feedback voltage forces current into the feedback node, and the output of the dc-to-dc converter is forced to fall to compensate for this. The dc-to-dc converter output can be forced high by setting the DACn output voltage lower than the feedback node voltage. The series resistor can be split in two, and the node between them decoupled with a capacitor to ground. This can help to decouple any noise picked up from the board. Decoupling to a ground local to the dc-to-dc converter is recommended.


Figure 32. Open-Loop Margining System Using the ADM1066
The ADM1066 can be commanded to margin a supply up or down over the SMBus by updating the values on the relevant DAC output.

## CLOSED-LOOP SUPPLY MARGINING

A more accurate and comprehensive method of margining is to implement a closed-loop system. The voltage on the rail to be margined can be read back to accurately margin the rail to the target voltage. The ADM1066 incorporates all the circuits required to do this with its 12 -bit successive approximation ADC used to read back the level of supervised voltages, and its six voltage output DACs (implemented as described in the Open-Loop Margining section) used to adjust supply levels. These circuits can be used along with other intelligence, such as a microcontroller, to implement a closed-loop margining system that allows any dc-to-dc converter or LDO supply to be set to any voltage, accurate to within $\pm 0.5 \%$ of the target.


Figure 33. Closed-Loop Margining System Using the ADM1066
To implement closed-loop margining

1. Disable the six DACn outputs.
2. Set the DAC output voltage equal to the voltage on the feedback node.
3. Enable the DAC.
4. Read the voltage at the dc-to-dc converter output that is connected to one of the VPn, VH, or VXn pins.
5. If necessary, modify the DACn output code up or down to adjust the dc-to-dc converter output voltage. Otherwise, stop because the target voltage has been reached.
6. Set the DAC output voltage to a value that alters the supply output by the required amount (for example, $\pm 5 \%$ ).
7. Repeat from Step 4.

Step 1 to Step 3 ensure that when the DACn output buffer is turned on, it has little effect on the dc-to-dc converter output. The DAC output buffer is designed to power up without glitching by first powering up the buffer to follow the pin voltage. It does not drive out onto the pin at this time. Once the output buffer is properly enabled, the buffer input is switched over to the DAC, and the output stage of the buffer is turned on. Output glitching is negligible.

## ADM1066

## WRITING TO THE DACs

Four DAC ranges are offered. They can be placed with midcode (Code 0 x 7 F ) at $0.6 \mathrm{~V}, 0.8 \mathrm{~V}, 1.0 \mathrm{~V}$, and 1.25 V . These voltages are placed to correspond to the most common feedback voltages. Centering the DAC outputs in this way provides the best use of the DAC resolution. For most supplies, it is possible to place the DAC midcode at the point where the dc-to-dc converter output is not modified, thereby giving half of the DAC range to margin up and the other half to margin down.
The DAC output voltage is set by the code written to the DACn register. The voltage is linear with the unsigned binary number in this register. Code $0 \times 7 \mathrm{~F}$ is placed at the midcode voltage, as described previously. The output voltage is given by the following equation:

$$
\text { DAC Output }=(D A C n-0 x 7 F) / 255 \times 0.6015+V_{\text {OFF }}
$$

where $V_{\text {OFF }}$ is one of the four offset voltages.
There are 256 DAC settings available. The midcode value is located at DAC Code $0 \times 7 \mathrm{~F}$ as close as possible to the middle of the 256 code range. The full output swing of the DACs is $+302 \mathrm{mV}(+128$ codes $)$ and -300 mV ( -127 codes) around the selected midcode voltage. The voltage range for each midcode voltage is shown in Table 10.

Table 10. Ranges for Midcode Voltages

| Midcode <br> Voltage (V) | Minimum Voltage <br> Output (V) | Maximum VoItage <br> Output (V) |
| :--- | :--- | :--- |
| 0.6 | 0.300 | 0.902 |
| 0.8 | 0.500 | 1.102 |
| 1.0 | 0.700 | 1.302 |
| 1.25 | 0.950 | 1.552 |

## CHOOSING THE SIZE OF THE ATTENUATION RESISTOR

The size of the attenuation resistor, R3, determines how much of this DAC voltage swing affects the output voltage of the dc-to-dc converter that is being margined (see Figure 33).
Because the voltage at the feedback pin remains constant, the current flowing from the feedback node to GND via R2 is a constant. In addition, the feedback node itself is high impedance, which means the current flowing through R1 is the same as the current flowing through R3. Therefore, a direct relationship
exists between the extra voltage drop across R1 during margining and the voltage drop across R3.
This relationship is given by the following equation:

$$
\partial V_{\text {OUT }}=\frac{R 1}{R 3}\left(V_{F B}-V_{D A C O U T}\right)
$$

where:
$\partial V_{\text {out }}$ is the change in Vout.
$V_{F B}$ is the voltage at the feedback node of the dc-to-dc converter.
$V_{D A C O U T}$ is the voltage output of the margining DAC.
This equation demonstrates that if the user wants the output voltage to change by $\pm 300 \mathrm{mV}, \mathrm{R} 1=\mathrm{R} 3$. If the user wants the output voltage to change by $\pm 600 \mathrm{mV}, \mathrm{R} 1=2 \times \mathrm{R} 3$, and so on.

It is best to use the full DAC output range to margin a supply. Choosing the attenuation resistor in this way provides the most resolution from the DAC, meaning that with one DAC code change, the smallest effect on the dc-to-dc converter output voltage is induced. If the resistor is sized up to use a code such as 27 dec to 227 dec to move the dc-to-dc converter output by $\pm 5 \%$, it takes 100 codes to move $5 \%$ (each code moves the output by $0.05 \%$ ). This is beyond the readback accuracy of the ADC, but should not prevent the user from building a circuit to use the most resolution.

## DAC LIMITING AND OTHER SAFETY FEATURES

Limit registers (DPLIMn and DNLIMn) on the device offer the user some protection from firmware bugs that can cause catastrophic board problems by forcing supplies beyond their allowable output ranges. Essentially, the DAC code written into the DACn register is clipped such that the code used to set the DAC voltage is given by

DAC Code
$=$ DACn, $\quad$ DACn $\geq$ DNLIMn and DACn $\leq$ DPLIMn
$=$ DNLIMn, $\quad$ DACn $<$ DNLIMn
$=$ DPLIMn, $\quad$ DACn $>$ DPLIMn
In addition, the DAC output buffer is three-stated if DNLIMn > DPLIMn. By programming the limit registers this way, the user can make it very difficult for the DAC output buffers to be turned on during normal system operation. The limit registers are among the registers downloaded from EEPROM at startup.

## APPLICATIONS DIAGRAM



Figure 34. Applications Diagram

## ADM1066

## COMMUNICATING WITH THE ADM1066

## CONFIGURATION DOWNLOAD AT POWER-UP

The configuration of the ADM1066 (such as UV/OV thresholds, glitch filter timeouts, and PDO configurations) is dictated by the contents of RAM. The RAM is comprised of digital latches that are local to each of the functions on the device. The latches are double-buffered and have two identical latches, Latch A and Latch B. Therefore, when an update to a function occurs, the contents of Latch A are updated first, and then the contents of Latch B are updated with identical data. The advantages of this architecture are explained in detail in this section.

The two latches are volatile memory and lose their contents at power-down. Therefore, the configuration in the RAM must be restored at power-up by downloading the contents of the EEPROM (nonvolatile memory) to the local latches. This download occurs in steps, as follows:

1. With no power applied to the device, the PDOs are all high impedance.
2. When 1 V appears on any of the inputs connected to the VDD arbitrator (VH or VPn), the PDOs are all weakly pulled to GND with a $20 \mathrm{k} \Omega$ impedance.
3. When the supply rises above the undervoltage lockout of the device (UVLO is 2.5 V ), the EEPROM starts to download to the RAM.
4. The EEPROM downloads its contents to all Latch As.
5. Once the contents of the EEPROM are completely downloaded to the Latch As, the device controller signals all Latch As to download to all Latch Bs simultaneously, completing the configuration download.
6. At 0.5 ms after the configuration download completes, the first state definition is downloaded from EEPROM into the SE.

Any attempt to communicate with the device prior to the completion of the download causes the ADM1066 to issue a no acknowledge (NACK).

## UPDATING THE CONFIGURATION

After power-up, with all the configuration settings loaded from EEPROM into the RAM registers, the user may have to alter the configuration of functions on the ADM1066, such as changing the UV or OV limit of an SFD, changing the fault output of an SFD, or adjusting the rise time delay of one of the PDOs.

The ADM1066 provides several options that allow the user to update the configuration over the SMBus interface. The following three options are controlled in the UPDCFG register:

## Option 1

Update the configuration in real time. The user writes to RAM across the SMBus and the configuration is updated immediately.

## Option 2

Update the Latch As without updating the Latch Bs. With this method, the configuration of the ADM1066 remains unchanged and continues to operate in the original setup until the instruction is given to update the Latch Bs.

## Option 3

Change EEPROM register contents without changing the RAM contents, and then download the revised EEPROM contents to the RAM registers. Again, with this method, the configuration of the ADM1066 remains unchanged and continues to operate in the original setup until the instruction is given to update the RAM.

The instruction to download from the EEPROM in Option 3 is also a useful way to restore the original EEPROM contents if revisions to the configuration are unsatisfactory. For example, if the user needs to alter an OV threshold, the RAM register can be updated as described in Option 1. However, if the user is not satisfied with the change and wants to revert to the original programmed value, the device controller can issue a command to download the EEPROM contents to the RAM again, as described in Option 3, restoring the ADM1066 to its original configuration.

The topology of the ADM1066 makes this type of operation possible. The local, volatile registers (RAM) are all doublebuffered latches. Setting Bit 0 of the UPDCFG register to 1 leaves the double-buffered latches open at all times. If Bit 0 is set to 0 and a RAM write occurs across the SMBus, only the first side of the double-buffered latch is written to. The user must then write a 1 to Bit 1 of the UPDCFG register. This generates a pulse to update all the second latches at once. EEPROM writes occur in a similar way.

The final bit in this register can enable or disable EEPROM page erasure. If this bit is set high, the contents of an EEPROM page can all be set to 1 . If low, the contents of a page cannot be erased, even if the command code for page erasure is programmed across the SMBus. The bit map for the UPDCFG register is shown in the AN-698 Application Note. A flow diagram for download at power-up and subsequent configuration updates is shown in Figure 35.


Figure 35. Configuration Update Flow Diagram

## UPDATING THE SEQUENCING ENGINE

Sequencing engine (SE) functions are not updated in the same way as regular configuration latches. The SE has its own dedicated 512-byte EEPROM for storing state definitions, providing 63 individual states each with a 64 -bit word (one state is reserved). At power-up, the first state is loaded from the SE EEPROM into the engine itself. When the conditions of this state are met, the next state is loaded from EEPROM into the engine, and so on. The loading of each new state takes approximately $10 \mu \mathrm{~s}$.
To alter a state, the required changes must be made directly to EEPROM. RAM for each state does not exist. The relevant alterations must be made to the 64 -bit word, which is then uploaded directly to EEPROM.

## INTERNAL REGISTERS

The ADM1066 contains a large number of data registers. The principal registers are the address pointer register and the configuration registers.

## Address Pointer Register

This register contains the address that selects one of the other internal registers. When writing to the ADM1066, the first byte of data is always a register address that is written to the address pointer register.

## Configuration Registers

These registers provide control and configuration for various operating parameters of the ADM1066.

## EEPROM

The ADM1066 has two 512-byte cells of nonvolatile, electrically erasable, programmable, read-only memory (EEPROM), from Register Address 0xF800 to Register Address 0xFBFF. The EEPROM is used for permanent storage of data that is not lost when the ADM1066 is powered down. One EEPROM cell contains the configuration data of the device; the other contains the state definitions for the SE. Although referred to as read-only memory, the EEPROM can be written to, as well as read from, via the serial bus in exactly the same way as the other registers.

The major differences between the EEPROM and other registers are as follows:

- An EEPROM location must be blank before it can be written to. If it contains data, it must first be erased.
- Writing to EEPROM is slower than writing to RAM.
- Writing to the EEPROM should be restricted, because it has a limited write/cycle life of typically 10,000 write operations due to the usual EEPROM wear-out mechanisms.

The first EEPROM is split into 16 ( 0 to 15 ) pages of 32 bytes each. Page 0 to Page 6, starting at Address 0xF800, hold the configuration data for the applications on the ADM1066 (such as the SFDs and PDOs). These EEPROM addresses are the same as the RAM register addresses, prefixed by F8. Page 7 is reserved. Page 8 to Page 15 are for customer use.
Data can be downloaded from EEPROM to RAM in one of the following ways:

- At power-up, when Page 0 to Page 6 are downloaded.
- By setting Bit 0 of the UDOWNLD register (0xD8), which performs a user download of Page 0 to Page 6.


## SERIAL BUS INTERFACE

The ADM1066 is controlled via the serial system management bus (SMBus) and is connected to this bus as a slave device, under the control of a master device. It takes approximately 1 ms after power-up for the ADM1066 to download from its EEPROM. Therefore, access to the ADM1066 is restricted until the download is complete.

## Identifying the ADM1066 on the SMBus

The ADM1066 has a 7-bit serial bus slave address (see Table 11). The device is powered up with a default serial bus address. The 5 MSBs of the address are set to 01101 ; the 2 LSBs are determined by the logical states of Pin A1 and Pin A0. This allows the connection of four ADM1066s to one SMBus.

Table 11. Serial Bus Slave Address

| A0 Pin | A1 Pin | Hex Address | 7-Bit Address |
| :--- | :--- | :--- | :--- |
| Low | Low | $0 \times 68$ | $0110100 X^{1}$ |
| Low | High | $0 \times 6 \mathrm{~A}$ | $0110101 \mathrm{X}^{1}$ |
| High | Low | $0 \times 6 \mathrm{C}$ | $0110110 X^{1}$ |
| High | High | $0 \times 6 \mathrm{E}$ | $0110111 \mathrm{X}^{1}$ |

${ }^{1} \mathrm{X}=$ Read/Write bit. The address is shown only as the first 7 MSBs.

## ADM1066

The device also has several identification registers (read-only) that can be read across the SMBus. Table 12 lists these registers with their values and functions.

Table 12. Identification Register Values and Functions

| Name | Address | Value | Function |
| :--- | :--- | :--- | :--- |
| MANID | 0xF4 | $0 \times 41$ | Manufacturer ID for Analog |
|  |  |  | Devices |
| REVID | $0 \times 55$ | $0 \times 02$ | Silicon revision |
| MARK1 | $0 \times F 6$ | $0 \times 00$ | Software brand |
| MARK2 | 0xF7 | $0 \times 00$ | Software brand |

## General SMBus Timing

Figure 36 to Figure 38 are timing diagrams for general read and write operations using the SMBus. The SMBus specification defines specific conditions for different types of read and write operations, which are discussed in the Write Operations section and the Read Operations section.
The general SMBus protocol operates as follows:

1. The master initiates data transfer by establishing a start condition, defined as a high-to-low transition on the serial data line SDA, while the serial clock line SCL remains high. This indicates that a data stream follows. All slave peripherals connected to the serial bus respond to the start condition and shift in the next 8 bits, consisting of a 7 -bit slave address (MSB first) plus an R/W bit. This bit determines the direction of the data transfer, that is, whether data is written to or read from the slave device $(0=$ write, $1=$ read $)$.
The peripheral whose address corresponds to the transmitted address responds by pulling the data line low during the low period before the ninth clock pulse, known as the acknowledge bit, and by holding it low during the high period of this clock pulse.

All other devices on the bus remain idle while the selected device waits for data to be read from or written to it. If the $\mathrm{R} / \overline{\mathrm{W}}$ bit is a 0 , the master writes to the slave device. If the $\mathrm{R} / \overline{\mathrm{W}}$ bit is a 1 , the master reads from the slave device.
2. Data is sent over the serial bus in sequences of nine clock pulses, eight bits of data followed by an acknowledge bit from the slave device. Data transitions on the data line must occur during the low period of the clock signal and remain stable during the high period, because a low-tohigh transition when the clock is high could be interpreted as a stop signal. If the operation is a write operation, the first data byte after the slave address is a command byte. This tells the slave device what to expect next. It could be an instruction telling the slave device to expect a block write, or it may simply be a register address telling the slave where subsequent data is to be written. Because data can flow in only one direction, as defined by the $\mathrm{R} / \overline{\mathrm{W}}$ bit, sending a command to a slave device during a read operation is not possible. Before a read operation, it may be necessary to perform a write operation to tell the slave what sort of read operation to expect and/or the address from which data is to be read.
3. When all data bytes have been read or written, stop conditions are established. In write mode, the master pulls the data line high during the 10th clock pulse to assert a stop condition. In read mode, the master device releases the SDA line during the low period before the ninth clock pulse, but the slave device does not pull it low. This is known as a no acknowledge. The master then takes the data line low during the low period before the 10th clock pulse, and then high during the 10th clock pulse to assert a stop condition.


Figure 36. General SMBus Write Timing Diagram


Figure 37. General SMBus Read Timing Diagram


## ADM1066

## SMBus PROTOCOLS FOR RAM AND EEPROM

The ADM1066 contains volatile registers (RAM) and nonvolatile registers (EEPROM). User RAM occupies Address 0x00 to Address 0xDF; EEPROM occupies Address 0xF800 to Address 0xFBFF.

Data can be written to and read from both RAM and EEPROM as single data bytes. Data can be written only to unprogrammed EEPROM locations. To write new data to a programmed location, it must first be erased. EEPROM erasure cannot be done at the byte level. The EEPROM is arranged as 32 pages of 32 bytes each, and an entire page must be erased.
Page erasure is enabled by setting Bit 2 in the UPDCFG register (Address 0 x 90 ) to 1 . If this bit is not set, page erasure cannot occur, even if the command byte ( 0 xFE ) is programmed across the SMBus.

## WRITE OPERATIONS

The SMBus specification defines several protocols for different types of read and write operations. The following abbreviations are used in Figure 39 to Figure 47:

- S Start
- P Stop
- R Read
- W Write
- A Acknowledge
- $\overline{\mathrm{A}}$ No acknowledge

The ADM1066 uses the following SMBus write protocols:

## Send Byte

In a send byte operation, the master device sends a single command byte to a slave device, as follows:

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the write bit (low).
3. The addressed slave device asserts ACK on SDA.
4. The master sends a command code.
5. The slave asserts ACK on SDA.
6. The master asserts a stop condition on SDA and the transaction ends.

In the ADM1066, the send byte protocol is used for two purposes:

- To write a register address to RAM for a subsequent single byte read from the same address, or a block read or write starting at that address, as shown in Figure 39.


Figure 39. Setting a RAM Address for Subsequent Read

- To erase a page of EEPROM memory. EEPROM memory can be written to only if it is unprogrammed. Before writing to one or more EEPROM memory locations that are already programmed, the page or pages containing those locations must first be erased. EEPROM memory is erased by writing a command byte.

The master sends a command code that tells the slave device to erase the page. The ADM1066 command code for a page erasure is $0 \mathrm{xFE}(11111110)$. Note that, for a page erasure to take place, the page address has to be given in the previous write word transaction (see the Write Byte/Word section). In addition, Bit 2 in the UPDCFG register (Address 0x90) must be set to 1 .


Figure 40. EEPROM Page Erasure
As soon as the ADM1066 receives the command byte, page erasure begins. The master device can send a stop command as soon as it sends the command byte. Page erasure takes approximately 20 ms . If the ADM1066 is accessed before erasure is complete, it responds with a no acknowledge (NACK).

## Write Byte/Word

In a write byte/word operation, the master device sends a command byte and one or two data bytes to the slave device, as follows:

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the write bit (low).
3. The addressed slave device asserts ACK on SDA.
4. The master sends a command code.
5. The slave asserts ACK on SDA.
6. The master sends a data byte.
7. The slave asserts ACK on SDA.
8. The master sends a data byte (or asserts a stop condition at this point).
9. The slave asserts ACK on SDA.
10. The master asserts a stop condition on SDA to end the transaction.

In the ADM1066, the write byte/word protocol is used for three purposes:

- To write a single byte of data to RAM. In this case, the command byte is the RAM address from 0 x 00 to 0 xDF and the only data byte is the actual data, as shown in Figure 41.


Figure 41. Single Byte Write to RAM

- To set up a 2-byte EEPROM address for a subsequent read, write, block read, block write, or page erase. In this case, the command byte is the high byte of the EEPROM address from 0 xF 8 to 0 xFB . The only data byte is the low byte of the EEPROM address, as shown in Figure 42.


Figure 42. Setting an EEPROM Address
Because a page consists of 32 bytes, only the three MSBs of the address low byte are important for page erasure. The lower five bits of the EEPROM address low byte specify the addresses within a page and are ignored during an erase operation.

- To write a single byte of data to EEPROM. In this case, the command byte is the high byte of the EEPROM Address 0xF8 to EEPROM Address $0 x$ FB. The first data byte is the low byte of the EEPROM address, and the second data byte is the actual data, as shown in Figure 43.


Figure 43. Single Byte Write to EEPROM

## Block Write

In a block write operation, the master device writes a block of data to a slave device. The start address for a block write must have been set previously. In the ADM1066, a send byte operation sets a RAM address, and a write byte/word operation sets an EEPROM address, as follows:

1. The master device asserts a start condition on SDA.
2. The master sends the 7 -bit slave address followed by the write bit (low).
3. The addressed slave device asserts ACK on SDA.
4. The master sends a command code that tells the slave device to expect a block write. The ADM1066 command code for a block write is 0 xFC ( 11111100 ).
5. The slave asserts ACK on SDA.
6. The master sends a data byte that tells the slave device how many data bytes are being sent. The SMBus specification allows a maximum of 32 data bytes in a block write.
7. The slave asserts ACK on SDA.
8. The master sends N data bytes.
9. The slave asserts ACK on SDA after each data byte.
10. The master asserts a stop condition on SDA to end the transaction.


Figure 44. Block Write to EEPROM or RAM

Unlike some EEPROM devices that limit block writes to within a page boundary, there is no limitation on the start address when performing a block write to EEPROM, except when

- There must be at least N locations from the start address to the highest EEPROM address (0xFBFF) to avoid writing to invalid addresses.
- The addresses cross a page boundary. In this case, both pages must be erased before programming.

Note that the ADM1066 features a clock extend function for writes to EEPROM. Programming an EEPROM byte takes approximately $250 \mu \mathrm{~s}$, which limits the SMBus clock for repeated or block write operations. The ADM1066 pulls SCL low and extends the clock pulse when it cannot accept any more data.

## READ OPERATIONS

The ADM1066 uses the following SMBus read protocols.

## Receive Byte

In a receive byte operation, the master device receives a single byte from a slave device, as follows:

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the read bit (high).
3. The addressed slave device asserts ACK on SDA.
4. The master receives a data byte.
5. The master asserts a no acknowledge on SDA.
6. The master asserts a stop condition on SDA, and the transaction ends.

In the ADM1066, the receive byte protocol is used to read a single byte of data from a RAM or EEPROM location whose address has previously been set by a send byte or write byte/word operation, as shown in Figure 45.


Figure 45. Single Byte Read from EEPROM or RAM

## Block Read

In a block read operation, the master device reads a block of data from a slave device. The start address for a block read must have been set previously. In the ADM1066, this is done by a send byte operation to set a RAM address, or a write byte/word operation to set an EEPROM address. The block read operation itself consists of a send byte operation that sends a block read command to the slave, immediately followed by a repeated start and a read operation that reads out multiple data bytes, as follows:

## ADM1066

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the write bit (low).
3. The addressed slave device asserts ACK on SDA.
4. The master sends a command code that tells the slave device to expect a block read. The ADM1066 command code for a block read is 0 xFD (1111 1101).
5. The slave asserts ACK on SDA.
6. The master asserts a repeat start condition on SDA.
7. The master sends the 7-bit slave address followed by the read bit (high).
8. The slave asserts ACK on SDA.
9. The ADM1066 sends a byte-count data byte that tells the master how many data bytes to expect. The ADM1066 always returns 32 data bytes ( $0 \times 20$ ), which is the maximum allowed by the SMBus 1.1 specification.
10. The master asserts ACK on SDA.
11. The master receives 32 data bytes.
12. The master asserts ACK on SDA after each data byte.
13. The master asserts a stop condition on SDA to end the transaction.


Figure 46. Block Read from EEPROM or RAM

## Error Correction

The ADM1066 provides the option of issuing a packet error correction (PEC) byte after a write to RAM, a write to EEPROM, a block write to RAM/EEPROM, or a block read from RAM/ EEPROM. This enables the user to verify that the data received by or sent from the ADM1066 is correct. The PEC byte is an optional byte sent after that last data byte has been written to or read from the ADM1066. The protocol is as follows:

1. The ADM1066 issues a PEC byte to the master. The master checks the PEC byte and issues another block read, if the PEC byte is incorrect.
2. A no acknowledge (NACK) is generated after the PEC byte to signal the end of the read.
The PEC byte is calculated using CRC-8. The frame check sequence (FCS) conforms to CRC-8 by the polynomial

$$
C(x)=x^{8}+x^{2}+x^{1}+1
$$

See the SMBus 1.1 specification for details.
An example of a block read with the optional PEC byte is show7(i)-60 0551 Tf

## OUTLINE DIMENSIONS



Figure 48. 40-Lead Lead Frame Chip Scale Package [LFCSP_VQ] $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ Body, Very Thin Quad (CP-40)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MS-026ABC
Figure 49. 48-Lead Thin Plastic Quad Flat Package [TQFP] (SU-48)
Dimensions shown in millimeters

## ADM1066

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: |
| ADM1066ACP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40-Lead LFCSP_VQ | CP-40 |
| ADM1066ACP-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40-Lead LFCSP_VQ | CP-40 |
| ADM1066ACP-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40-Lead LFCSP_VQ | CP-40 |
| ADM1066ACPZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40-Lead LFCSP_VQ | CP-40 |
| ADM1066ACPZ-REEL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40-Lead LFCSP_VQ | CP-40 |
| ADM1066ACPZ-REEL71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40-Lead LFCSP_VQ | CP-40 |
| ADM1066ASU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48-Lead TQFP | SU-48 |
| ADM1066ASU-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48-Lead TQFP | SU-48 |
| ADM1066ASU-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48-Lead TQFP | SU-48 |
| ADM1066ASUZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48-Lead TQFP | SU-48 |
| ADM1066ASUZ-REEL¹ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48-Lead TQFP | SU-48 |
| ADM1066ASUZ-REEL71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48-Lead TQFP | SU-48 |
| EVAL-ADM1066LFEB |  | Evaluation Kit (LFCSP Version) |  |
| EVAL-ADM1066TQEB |  | Evaluation Kit (TQFP Version) |  |

[^2]

## ADM1066

## NOTES


[^0]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
    Tel: 781.329.4700
    www.analog.com
    Fax: 781.461.3113
    ©2006 Analog Devices, Inc. All rights reserved.

[^1]:    ${ }^{1}$ At least one of the VH, VPn pins must be $\geq 3.0 \mathrm{~V}$ to maintain the device supply on VDDCAP.
    ${ }^{2}$ Specification is not production tested, but is supported by characterization data at initial product release.

[^2]:    ${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.

