

## CMOS 8-Bit Buffered Multiplying DAC

# AD7524

#### FEATURES

Microprocessor Compatible (6800, 8085, Z80, Etc.) TTL/CMOS Compatible Inputs On-Chip Data Latches Endpoint Linearity Low Power Consumption Monotonicity Guaranteed (Full Temperature Range) Latch Free (No Protection Schottky Required)

#### **APPLICATIONS**

Microprocessor Controlled Gain Circuits Microprocessor Controlled Attenuator Circuits Microprocessor Controlled Function Generation Precision AGC Circuits Bus Structured Instruments

#### **GENERAL DESCRIPTION**

The AD7524 is a low cost, 8-bit monolithic CMOS DAC designed for direct interface to most microprocessors.


Basically an 8-bit DAC with input latches, the AD7524's load cycle is similar to the "write" cycle of a random access memory. Using an advanced thin-film on CMOS fabrication process, the AD7524 provides accuracy to 1/8 LSB with a typical power dissipation of less than 10 milliwatts.

A newly improved design eliminates the protection Schottky previously required and guarantees TTL compatibility when using a +5 V supply. Loading speed has been increased for compatibility with most microprocessors.

Featuring operation from +5 V to +15 V, the AD7524 interfaces directly to most microprocessor buses or output ports.

Excellent multiplying characteristics (2- or 4-quadrant) make the AD7524 an ideal choice for many microprocessor controlled gain setting and signal control applications.

#### FUNCTIONAL BLOCK DIAGRAM



#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Nonlinearity (V <sub>DD</sub> = +15 V)	Package Option <sup>2</sup>
AD7524JN	-40°C to +85°C	±1/2 LSB	N-16
AD7524KN	-40°C to +85°C	±1/4 LSB	N-16
AD7524LN	-40°C to +85°C	±1/8 LSB	N-16
AD7524JP	-40°C to +85°C	±1/2 LSB	P-20A
AD7524KP	-40°C to +85°C	±1/4 LSB	P-20A
AD7524LP	-40°C to +85°C	±1/8 LSB	P-20A
AD7524JR	-40°C to +85°C	±1/2 LSB	R-16A
AD7524AQ	-40°C to +85°C	±1/2 LSB	Q-16
AD7524BQ	-40°C to +85°C	±1/4 LSB	Q-16
AD7524CQ	-40°C to +85°C	±1/8 LSB	Q-16
AD7524SQ	-55°C to +125°C	±1/2 LSB	Q-16
AD7524TQ	-55°C to +125°C	±1/4 LSB	Q-16
AD7524UQ	-55°C to +125°C	±1/8 LSB	Q-16
AD7524SE	-55°C to +125°C	±1/2 LSB	E-20A
AD7524TE	-55°C to +125°C	±1/4 LSB	E-20A
AD7524UE	-55°C to +125°C	±1/8 LSB	E-20A

#### NOTES

<sup>1</sup>To order MIL-STD-883, Class B processed parts, add/883B to part number. Contact your local sales office for military data sheet. For U.S. Standard Military Drawing (SMD) see DESC drawing #5962-87700.

<sup>2</sup>E = Leadless Ceramic Chip Carrier: N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC.

#### REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# AD7524-SPECIFICATIONS

Limit, $T_A = +25^{\circ}C$ Limit, $T_{MIN}$ , $T_{MAX}^1$						
Parameter	$V_{DD} = +5 V$	$V_{DD} = +15 V$	$V_{DD} = 5 V$	$V_{DD} = +15 V$	Units	<b>Test Conditions/Comments</b>
STATIC PERFORMANCE						
Resolution	8	8	8	8	Bits	
Relative Accuracy						
J, A, S Versions	$\pm 1/2$	$\pm 1/2$	$\pm 1/2$	$\pm 1/2$	LSB max	
K, B, T Versions	$\pm 1/2$	$\pm 1/4$	$\pm 1/2$	$\pm 1/4$	LSB max	
L, C, U Versions	$\pm 1/2$	$\pm 1/8$	$\pm 1/2$	$\pm 1/8$	LSB max	
Monotonicity	Guaranteed	Guaranteed	Guaranteed	Guaranteed		
Gain Error <sup>2</sup>	$\pm 2 \ 1/2$	$\pm 1  1/4$	$\pm 3 \ 1/2$	$\pm 1 \ 1/2$	LSB max	
Average Gain TC <sup>3</sup>	$\pm 40$	$\pm 10$	$\pm 40$	$\pm 10$	ppm/°C	Gain TC Measured from +25°C to
-						$T_{MIN}$ or from +25°C to $T_{MAX}$
DC Supply Rejection, <sup>3</sup> $\Delta$ Gain/ $\Delta$ V <sub>DD</sub>	0.08	0.02	0.16	0.04	% FSR/% max	$\Delta V_{DD} = \pm 10\%$
	0.002	0.001	0.01	0.005	% FSR/% typ	
Output Leakage Current						
$I_{OUT1}$ (Pin 1)	$\pm 50$	$\pm 50$	$\pm 400$	$\pm 200$	nA max	DB0-DB7 = 0 V; $\overline{WR}$ , $\overline{CS}$ = 0 V; $V_{REF}$ = ±10 V
I <sub>OUT2</sub> (Pin 2)	$\pm 50$	$\pm 50$	$\pm 400$	$\pm 200$	nA max	DB0–DB7 = $V_{DD}$ ; $\overline{WR}$ , $\overline{CS}$ = 0 V; $V_{REF}$ = ±10 V
DYNAMIC PERFORMANCE						
Output Current Settling Time <sup>3</sup>						
(to 1/2 LSB)	400	250	500	350	ns max	OUT1 Load = 100 $\Omega$ , C <sub>EXT</sub> = 13 pF; WR, $\overline{\text{CS}}$ =
(						$0 \text{ V}; \text{ DB0-DB7} = 0 \text{ V to } V_{\text{DD}} \text{ to } 0 \text{ V}.$

#### **ABSOLUTE MAXIMUM RATINGS\***

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted})$ 

$V_{DD}$ to GND $\hdots 0.3$ V, +17 V
$V_{RFB}$ to GND $\ldots \ldots \pm 25~V$
$V_{REF}$ to GND $\ldots \ldots \pm 25~V$
Digital Input Voltage to GND $\dots -0.3$ V to V <sub>DD</sub> +0.3 V
OUT1, OUT2 to GND $\dots -0.3$ V to V <sub>DD</sub> +0.3 V

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Power Dissipation (Any Package)
To +75°C 450 mW
Derates above 75°C by 6 mW/°C
Operating Temperature
Commercial (J, K, L) $\dots \dots \dots \dots \dots \dots -40^{\circ}$ C to $+85^{\circ}$ C
Industrial (A, B, C) $\dots \dots -40^{\circ}$ C to $+85^{\circ}$ C
Extended (S, T, U) $\dots \dots \dots$
Storage Temperature
Lead Temperature (Soldering, 10 secs) +300°C



#### **CIRCUIT DESCRIPTION** CIRCUIT INFORMATION

The AD7524, an 8-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and eight N-channel current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used—that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.




Figure 1. Functional Diagram

#### EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuit for all digital inputs LOW is shown in Figures 2. In Figure 2 with all digital inputs LOW, the reference current is switched to OUT2. The current source  $I_{LEAKAGE}$  is composed of surface and junction leakages to the substrate

while the  $\frac{1}{256}$  current source represents a constant 1-bit cur-

rent drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N-channel switches is 120 pF, as shown on the OUT2 terminal. The "OFF" switch capacitance is 30 pF, as shown on the OUT1 terminal. Analysis of the circuit for all digital inputs high is similar to Figure 2 however, the "ON" switches are now on terminal OUT1, hence the 120 pF appears at that terminal.




Figure 2. AD7524 DAC Equivalent Circuit—All Digital Inputs Low

# INTERFACE LOGIC INFORMATION MODE SELECTION

AD7524 mode selection is controlled by the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  inputs.

#### WRITE MODE

When  $\overline{CS}$  and  $\overline{WR}$  are both LOW, the AD7524 is in the WRITE mode, and the AD7524 analog output responds to data activity at the DB0–DB7 data bus inputs. In this mode, the AD7524 acts like a nonlatched input D/A converter.

#### HOLD MODE


When either  $\overline{\text{CS}}$  or  $\overline{\text{WR}}$  is HIGH, the AD7524 is in the HOLD mode. The AD7524 analog output holds the value corresponding to the last digital input present at DB0–DB7 prior to  $\overline{\text{WR}}$  or  $\overline{\text{CS}}$  assuming the HIGH state.

MODE SELECTION TABLE	MODE	SELE	ECTIO	ΟN	TA	BL	E
----------------------	------	------	-------	----	----	----	---

<b>CS</b>	WR	Mode	DAC Response
L	L	Write	DAC responds to data bus (DB0-DB7) inputs.
Н	Х	Hold	Data bus (DB0–DB7) is Locked Out:
x	Н	Hold	DAC holds last data present when $\overline{WR}$ or $\overline{CS}$ assumed HIGH state.


L = Low State, H = High State, X = Don't Care.

#### WRITE CYCLE TIMING DIAGRAM




 $\label{eq:Figure 3. Supply Current vs. Logic Level} Typical plots of supply current, I_{DD}, versus logic input voltage, V_{IN}, for V_{DD} = +5 V and V_{DD} = +15 V are shown above.$ 

#### ANALOG CIRCUIT CONNECTIONS



*Figure 4. Unipolar Binary Operation (2-Quadrant Multiplication)* 



Digital Input MSB LSB	Analog Output
1111 1111	-V <sub>REF</sub> (255/256)
1000 0001	–V <sub>REF</sub> (129/256)
1000 0000	$-V_{REF}$ (128/256) = $-V_{REF}/2$
0111 1111	–V <sub>REF</sub> (127/256)
0000 0001	–V <sub>REF</sub> (1/256)
0000 0000	$-V_{\text{REF}}$ (0/256) = 0

Note: 1 LSB =  $(2^{-8})(V_{REF}) = 1/256 (V_{REF})$ 

#### MICROPROCESSOR INTERFACE




Figure 6. AD7524/8085A Interface




Figure 5. Bipolar (4-Quadrant) Operation



Digital Input MSB LSB	Analog Output
1111 1111	+V <sub>REF</sub> (127/128)
1000 0001	$+V_{REF}$ (1/128)
1000 0000	0
0111 1111	-V <sub>REF</sub> (1/128)
0000 0001	$-V_{\text{REF}}$ (127/128)
0000 0000	$-V_{\text{REF}}$ (128/128)

Note: 1 LSB =  $(2^{-7})(V_{REF}) = 1/128 (V_{REF})$ 




Figure 7. AD7524/MC6800 Interface

#### **POWER GENERATION**





Figure 8.


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

20-Terminal Ceramic Leadless Chip Carrier (E-20A)



16-Lead Plastic DIP (Narrow) (N-16)



C542e-5-11/86