32-bit Microcontrollers смоз

FR60Lite MB91265A Series

MB91267A/267NA/F267A/F267NA/V265A

DESCRIPTION

The MB91265A series is a 32-bit RISC microcontroller designed by Fujitsu for embedded control applications which require high-speed processing.

The CPU is used the FR family* and the compatibility of FR60Lite.

MB91267NA/F267NA loads the C-CAN (1 channel) .

* : FR, the abbreviation of FUJITSU RISC controller, is a line of products of FUJITSU Limited.

FEATURES

- FR60Lite CPU
 - 32-bit RISC, load/store architecture with a five-stage pipeline
 - Maximum operating frequency : 33 MHz (oscillation frequency 4.192 MHz, oscillation frequency 8-multiplier (PLL clock multiplication method)
 - 16-bit fixed length instructions (basic instructions)
 - Execution speed of instructions : 1 instruction per cycle
 - Memory-to-memory transfer, bit handling, barrel shift instructions, etc. : Instructions suitable for embedded applications
 - Function entry/exit instructions, multiple-register load/store instructions : Instructions adapted for C-language
 - Register interlock function : Facilitates coding in assembler.
 - · Built-in multiplier with instruction-level support
 - 32-bit multiplication with sign : 5 cycles
 - 16-bit multiplication with sign : 3 cycles
 - Interrupt (PC, PS save) : 6 cycles, 16 priority levels
 - · Harvard architecture allowing program access and data access to be executed simultaneously
 - · Instruction compatible with FR family

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page

URL : http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



(Continued)

• Internal peripheral functions

	MB91V265A	MB91F267A	MB91F267NA	MB91267A	MB91267NA
	Evaluation product	Flash memory product		MASK ROM product	
Package	PGA-401 (Lead pitch 2.54 mm interstitial)	LQFP-64 (Lead pitch 0.65 mm)			
ROM/Flash size	External SRAM	128 Kbytes			
RAM size	24 Kbytes	4 Kbytes			
C-CAN	1 channel	No	1 channel	No	1 channel

- A/D converter (sequential comparison type) Resolution : 8/10 bits : 4 channels × 1 unit, 7 channels × 1 unit Conversion time : 1.2 μs (Minimum conversion time system clock at 33 MHz) 1.35 μs (Minimum conversion time system clock at 20 MHz)
- External interrupt input : 8 channels
- Bit search module (for REALOS) Function for searching the MSB (upper bit) in each word for the first 1-to-0 inverted bit position
- C-CAN 32MSB : 1 channel (loaded in MB91267NA/F267NA)
- UART (Full-duplex double buffer) : 2 channels Selectable parity On/Off Asynchronous (start-stop synchronized) or clock-synchronous communications selectable Internal timer for dedicated baud rate (U-TIMER) on each channel External clock can be used as transfer clock Error detection function for parity, frame, and overrun errors
 8/16-bit PPG timer : 8 channels (at 8-bit) / 4 channels (at 16-bit)
- Timing generator
- 16-bit reload timer : 3 channels (with cascade mode, without output of reload timer 0)
- 16-bit free-run timer : 3 channels
- 16-bit PWC timer : 1 channel
- Input capture : 4 channels (interface with free-run timer)
- Output compare : 6 channels (interface with free-run timer)
- Waveform generator

Various waveforms which are generated by using output compare, 16-bit PPG timer 0, and 16-bit dead timer • SUM of products macro


- RAM : instruction RAM (I-RAM) 256×16 -bit coefficient RAM (X-RAM) 64×16 -bit
 - variable RAM (Y-RAM) 64×16 -bit

Execution of 1 cycle MAC (16-bit \times 16-bit + 40 bits)

Operation results are extracted rounded from 40 to 16 bits

- DMAC (DMA Controller) : 5 channels Operation of transfer and activation by internal peripheral interrupts and software
- Watchdog timer
- Low-power consumption mode Sleep/stop function
- Package : LQFP-64
- Technology : CMOS 0.35 μm
- Power supply : 1-power supply (Vcc = 4.0 V to 5.5 V)

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.	Pin name	I/O Circuit type*1	Description
3	AN0	G	Analog input terminal of A/D converter 1. This function becomes valid when set the corresponding AICR1 register to analog input.
5	P50	5	General purpose input/output port. This function becomes valid when analog input is set to disabled.
4	AN1	G	Analog input terminal of A/D converter 1. This function becomes valid when set the corresponding AICR1 register to analog input.
т	P51	5	General purpose input/output port. This function becomes valid when analog input is set to disabled.
5	AN2	G	Analog input terminal of A/D converter 1. This function becomes valid when set the corresponding AICR1 register to analog input.
5	P52	5	General purpose input/output port. This function becomes valid when analog input is set to disabled.
6	AN3	G	Analog input terminal of A/D converter 1. This function becomes valid when set the corresponding AICR1 register to analog input.
0	P53	ų	General purpose input/output port. This function becomes valid when analog input is set to disabled.
7	AN4	G	Analog input terminal of A/D converter 2. This function becomes valid when set the corresponding AICR2 register to analog input.
,	P54		General purpose input/output port. This function becomes valid when analog input is set to disabled.
8	AN5	G	Analog input terminal of A/D converter 2. This function becomes valid when set the corresponding AICR2 register to analog input.
0	P55		General purpose input/output port. This function becomes valid when analog input is set to disabled.
9	AN6	0	Analog input terminal of A/D converter 2. This function becomes valid when set the corresponding AICR2 register to analog input.
9	P56	G	General purpose input/output port. This function becomes valid when analog input is set to disabled.
10	AN7	G	Analog input terminal of A/D converter 2. This function becomes valid when set the corresponding AICR2 register to analog input.
10	P57	u	General purpose input/output port. This function becomes valid when analog input is set to disabled.
11	AN8	G	Analog input terminal of A/D converter 2. This function becomes valid when set the corresponding AICR2 register to analog input.
11	P44	G	General purpose input/output port. This function becomes valid when analog input is set to disabled.
12	AN9	G	Analog input terminal of A/D converter 2. This function becomes valid when set the corresponding AICR2 register to analog input.
12	P45	G	General purpose input/output port. This function becomes valid when analog input is set to disabled.

Pin no.	Pin name	I/O Circuit type ^{*1}	Description
13	AN10	G	Analog input terminal of A/D converter 2. This function becomes valid when set the corresponding AICR2 register to analog input.
	P46		General purpose input/output port. This function becomes valid when analog input is set to disabled.
14	NMI	Н	NMI (Non Maskable Interrupt) input terminal.
	INT4		External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
18	PPG1	E	Output terminal of PPG timer 1. This function becomes valid when output of PPG timer 1 is set to enabled.
	P00	1	General purpose input/output port. This function becomes valid when output of PPG timer 1 and external interrupt input are set to disabled.
19	PPG2	D	Output terminal of PPG timer 2. This function becomes valid when output of PPG timer 2 is set to enabled.
19	P01	D	General purpose input/output port. This function becomes valid when output of PPG timer 2 is set to disabled.
	INT5	E	External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
20	PPG3		Output terminal of PPG timer 3. This function becomes valid when output of PPG timer 3 is set to enabled.
	P02		General purpose input/output port. This function becomes valid when output of PPG timer 3 and external interrupt input are set to disabled.
21	TINO	D	External trigger input terminal of reload timer 0. Since this input is used as required while the trigger input is enabled, the port output must remain off unless intentionally used.
21	P03		General purpose input/output port. This function becomes valid when external clock input of reload timer 0 is set to disabled.
22	TIN1	D	External trigger input terminal of reload timer 1. Since this input is used as required while the trigger input is enabled, the port output must remain off unless intentionally used.
22	P04		General purpose input/output port. This function becomes valid when external clock input of reload timer 1 is set to disabled.
23	TIN2	D	External trigger input terminal of reload timer 2. Since this input is used as required while the trigger input is enabled, the port output must remain off unless intentionally used.
20	P05	U	General purpose input/output port. This function becomes valid when external clock input of reload timer 2 is set to disabled.

Pin no.	Pin name	I/O Circuit type*1	Description
24	TOT1		Output terminal of reload timer 1. This function becomes valid when output of reload timer 1 is set to enabled.
24	P06	D	General purpose input/output port. This function becomes valid when output of reload timer 1 is set to disabled.
25	TOT2	D	Output terminal of reload timer 2. This function becomes valid when output of reload timer 2 is set to enabled.
25	P07	D	General purpose input/output port. This function becomes valid when output of reload timer 2 is set to disabled.
26	SOT0	D	UART0 data output terminal. This function becomes valid when data output of UART0 is set to enabled.
20	P10	D	General purpose input/output port. This function becomes valid when data output of UART0 is set to disabled.
27	SIN0	D	UART0 data input terminal. Since this input is used as required while the UART0 input is enabled, the port output must remain off unless intentionally used.
	P11	General purpose input/output port. This function becomes valid when data input of UART0 is set to disabled.	
28	SCK0	_	UART0 clock input/output terminal. This function becomes valid when clock output of UART0 is set to enabled.
20	P12	D	General purpose input/output port. This function becomes valid when clock output of UART0 is set to disabled.
29	SOT1	D	UART1 data output terminal. This function becomes valid when data output of UART1 is set to enabled.
29	P13	D	General purpose input/output port. This function becomes valid when data output of UART1 is set to disabled.
30	SIN1	D	UART1 data input terminal. Since this input is used as required while the UART1 input is enabled, the port output must remain off unless intentionally used.
	P14	P14	General purpose input/output port. This function becomes valid when data input of UART1 is set to disabled.
21	SCK1	D	UART1 clock input/output terminal. This function becomes valid when clock output of UART1 is set to enabled.
31	31 P15	– D	General purpose input/output port. This function becomes valid when clock output of UART1 is set to disabled.

Pin no.	Pin name	I/O Circuit type*1	Description
	INT6		External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
	PPG5		Output terminal of PPG timer 5. This function becomes valid when output of PPG timer 5 is set to enabled.
32	RX0	E	RX0 input terminal of C-CAN0 (MB91267NA/F267NA). Since this input is used as required while the RX0 input is enabled, port output must remain off unless intentionally used.
	P16		General purpose input/output port. This function becomes valid when output of PPG timer 5 and RX0 input* ² of C-CAN0 are set to disabled.
	PPG6		Output terminal of PPG timer 6. This function becomes valid when output of PPG timer 6 is set to enabled.
33	TX0	D	TX0 output terminal of C-CAN0 (MB91267NA/F267NA) . This function becomes valid when TX0 output of C-CAN0 is set to enabled.
	P17		General purpose input/output port. This function becomes valid when output of PPG timer 6 and TX0 output* ² of C-CAN0 are set to disabled.
	ADTG1	D	External trigger input terminal of A/D converter 1. Since this input is used as required while it selects as A/D activation trigger cause, the port output must remain off unless intentionally used.
34	IC2		Trigger input terminal of input capture 2. The port can serve as an input when set for input with the setting of the input capture trigger input. When the port is used for input capture input, this input is used as required. The port output must therefore remain off unless intentionally used.
	P20		General purpose input/output port. This function becomes valid when the setting of the external trigger input of A/D converter 1 or the setting of the input capture trigger input is set to disabled.
	ADTG2		External trigger input terminal of A/D converter 2. Since this input is used as required while it selects as A/D activation trigger cause, the port output must remain off unless intentionally used.
35	IC3	D	Trigger input terminal of input capture 3. The port can serve as an input when set for input with the setting of the input capture trigger input. When the port is used for input capture input, this input is used as required. The port output must therefore remain off unless intentionally used.
	P21		General purpose input/output port. This function becomes valid when the setting of the external trigger input of A/D converter 2 or the setting of the input capture trigger input is set to disabled.
36	PWI0	D	Pulse width counter input of PWC timer 0 This function becomes valid when pulse width counter input of PWC timer 0 is set to enabled.
	P22	5	General purpose input/output port. This function becomes valid when pulse width counter input of PWC timer 0 is set to disabled.

Pin no.	Pin name	I/O Circuit type*1	Description
37	DTTI	D	Control input signal of multi-function timer waveform generator output RTO0 to RTO5. This function becomes valid when DTTI input is set to enabled.
57	P23		General purpose input/output port. This function becomes valid when input of DTTI is set to disabled.
38	CKI	D	External clock input terminal of free-run timer. Since this input is used as required while the port is used for external clock input terminal of free-run timer, the port output must remain off unless intentionally used.
50	P24		General purpose input/output port. This function becomes valid when external clock input of free-run timer is set to disabled.
39	IC0	D	Trigger input terminal of input capture 0. The port can serve as an input when set for input with the setting of the trigger input of input capture 0. When the port is used for input capture input, this input is used as required. The port output must therefore remain off unless intentionally used.
	P25		General purpose input/output port. This function becomes valid when trigger input of input capture 0 is set to disabled.
40	IC1 D	Trigger input terminal of input capture 1. The port can serve as an input when set for input with the setting of the trigger input of input capture 1. When the port is used for input capture input, this input is used as required. The port output must therefore remain off unless intentionally used.	
	P26		General purpose input/output port. This function becomes valid when trigger input of input capture 1 is set to disabled.
41	P27	D	General purpose input/output port.
42	PPG0	D	Output terminal of PPG timer 0. This function becomes valid when output of PPG timer 0 is set to enabled.
۲۷	PG1	D	General purpose input/output port. This function becomes valid when output of PPG timer 0 is set to disabled.
43	MD2	Н, К	Mode terminal 2. Setting this pin determines the basic operation mode. Connect to V_{CC} or V_{SS} . The circuit type of flash memory models is K.
44	MD1	Н, К	Mode terminal 1. Setting this pin determines the basic operation mode. Connect to V_{CC} or V_{SS} . The circuit type of flash memory models is K.
45	MD0	Н	Mode terminal 0. Setting this pin determines the basic operation mode. Connect to V_{CC} or V_{SS} .
46	X0	А	Clock (oscillation) input terminal.
47	X1	А	Clock (oscillation) output terminal.
49	PPG4	D	Output terminal of PPG timer 4. This function becomes valid when output of PPG timer 4 is set to enabled.
73	P37		General purpose input/output port. This function becomes valid when output of PPG timer 4 is set to disabled.

Pin no.	Pin name	I/O Circuit type*1	Description	
	INT7		External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.	
50	PPG7	Е	Output terminal of PPG timer 7. This function becomes valid when output of PPG timer 7 is set to enabled.	
	P36		General purpose input/output port. This function becomes valid when output of PPG timer 7 is set to disabled.	
51	INIT	I	External reset input terminal.	
52	RTO5	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.	
	P35		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.	
53	RTO4	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.	
	P34		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.	
54	RTO3	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.	
	P33	P33		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
55	RTO2	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.	
	P32		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.	
56	RTO1	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.	
	P31		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.	
57	RTO0	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.	
	P30		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.	
58	INT0	E	External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.	
	P40		General purpose input/output port. This function becomes valid when external interrupt input is set to disabled.	

(Continued)

Pin no.	Pin name	I/O Circuit type*1	Description
59	INT1	E	External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
	P41		General purpose input/output port. This function becomes valid when external interrupt input is set to disabled.
60	INT2	E	External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
	P42		General purpose input/output port. This function becomes valid when external interrupt input is set to disabled.
61	INT3	E	External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
	P43		General purpose input/output port. This function becomes valid when external interrupt input is set to disabled.


*1 : For the I/O circuit type, refer to " 🗖 I/O CIRCUIT TYPE "


*2 : C-CAN is set in MB91267NA/F267NA.

• Power supply and GND pins

Pin no.	Pin name	Description
16, 48	Vss	GND pins. Apply equal potential to all of the pins.
17	Vcc	Power supply pin. Apply equal potential to all of the pins.
64	AVcc	Analog power supply pin for A/D converter.
63	AVRH2	Analog reference power supply pin for A/D converter 2.
62	AVRH1	Analog reference power supply pin for A/D converter 1.
1	AVss	Analog GND pin for A/D converter.
15	С	Condenser connection pin for internal regulator.
2	ACC	Condenser connection pin for analog.

■ I/O CIRCUIT TYPE





Туре	Circuit type	Remarks
J	Digital output P-ch Digital output	 CMOS level output CMOS level hysteresis input With standby control IoL = 12 mA
к	N-ch N-ch N-ch N-ch N-ch N-ch N-ch N-ch	Flash memory product only • CMOS level input • High voltage control for test of flash

■ HANDLING DEVICES

Preventing Latch-up

Latch-up may occur in a CMOS IC if a voltage greater than Vcc pin or less than Vss pin is applied to an input or output pin or if an above-rating voltage is applied between Vcc and Vss pins.

A latch-up, if it occurs, significantly increases the power supply current and may cause thermal destruction of an element. When you use a CMOS IC, be very careful not to exceed the absolute maximum rating.

Treatment of Unused Input Pins

Do not leave an unused input pin open, since it may cause a malfunction. Handle by, for example, using a pullup or pull-down resistor.

About Power Supply Pins

In products with multiple V_{CC} or V_{SS} pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μ F between V_{cc} and V_{ss} pins near this device.

About Crystal Oscillator Circuit

Noise near the X0 and X1 pins may cause the device to malfunction. Design the printed circuit board so that X0 and X1 pins the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0 and X1 pins surrounded by ground plane because stable operation can be expected with such a layout.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

About Mode Pins (MD0 to MD2)

These pins should be connected directly to Vcc or Vss pins.

To prevent the device erroneously switching to test mode due to noise, design the printed circuit board such that the distance between the mode pins and V_{CC} or V_{SS} pins is as short as possible and the connection impedance is low.

Operation at Start-up

Be sure to execute setting initialized reset (INIT) with INIT pin immediately after start-up.

Also, in order to provide the oscillation stabilization wait time for the oscillation circuit immediately after start-up, hold the "L" level input to the $\overline{\text{INIT}}$ pin for the required stabilization wait time (For INIT via the $\overline{\text{INIT}}$ pin, the oscillation stabilization wait time setting is initialized to the minimum value).

Order of power turning ON/OFF

Use the following procedure for turning the power on or off.

Note that, even if the A/D converter is not used, keep the following pins connected with the level as described below.

AV cc = V cc level

AVss = Vss level

- When Powering ON : Vcc \rightarrow AVcc \rightarrow AVRH
- When Powering OFF : AVRH \rightarrow AVcc \rightarrow Vcc

About Oscillation Input at Power On

When turning the power on, maintain clock input until the device is released from the oscillation stabilization wait state.

Caution for operation during PLL clock mode


On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu will not guarantee results of operations if such failure occurs.

External clock

When external clock is selected, the opposite phase clock to X0 pin must be supplied to X1 pin simultaneously.


If the STOP mode (oscillation stop mode) is used simultaneously, the X1 pin is stopped with the "H" output. So, when STOP mode is specified, approximately 1 k Ω of resistance should be added externally to avoid the collision of output.

The following figure shows using an external clock.




C pin

A bypass capacitor of approximately 0.1 µF should be connected the C pin for built-in regulator.



ACC pin

A capacitor of approximately 0.1 μ F should be inserted between the ACC pin and the AVss pin as this product has built-in A/D converter.



Clock Control Block

Input the "L" signal to the INIT pin to assure the clock oscillation stabilization wait time.

Switch Shared Port Function

To switch between the use as a port and the use as a dedicated pin, use the port function register (PFR).

Low Power Consumption Mode

To enter the standby mode, use the synchronous standby mode (set with the SYNCS bit as bit 8 in the TBCR : timebase counter control register) and be sure to use the following sequence

(LDI	<pre>#value_of_standby, R0)</pre>	: value_of_standby is write data to STCR.
(LDI	#_STCR, R12)	: _STCR is address (481н) of STCR.
STB	R0, @R12	: Writing to standby control register (STCR)
LDUB	@R12, R0	: STCR read for synchronous standby
LDUB	@R12, R0	: Dummy re-read of STCR
NOP		: NOP \times 5 for arrangement of timing
NOP		

In addition, please set I flag, ILM, and ICR to diverge to the interruption handler that is the return factor after the standby returns.

- Please do not do the following when the monitor debugger is used.
- · Break point setting for above instruction lines
- Step execution for above instruction lines

Notes on the PS register

As the PS register is processed by some instructions in advance, exception handling below may cause the interrupt handling routine to break when the debugger is used or the display contents of flags in the PS register to be updated.

As the microcontroller is designed to carry out reprocessing correctly upon returning from such an EIT event, it performs operations before and after the EIT as specified in either case.

- The following operations may be performed when the instruction immediately followed by a DIVOU/DIVOS instruction is (a) acceptance of a user interrupt, (b) single-stepped, or (c) breaks in response to a data event or emulator menu :
 - 1) The D0 and D1 flags are updated in advance.
 - 2) An EIT handling routine (user interrupt or emulator) is executed.
 - 3) Upon returning from the EIT, the DIVOU/DIVOS instruction is executed, and the D0 and D1 flags are updated to the same values as in 1).
- The following operations are performed when the ORCCR/STILM/MOVRi and PS instructions are executed to allow the interrupt.
 - 1) The PS register is updated in advance.
 - 2) An EIT handling routine (user interrupt) is executed.
 - 3) Upon returning from the EIT, the above instructions are executed, and the PS register is updated to the same value as in 1).

Watchdog Timer

The watchdog timer built in this model monitors a program that it defers a reset within a certain period of time. The watchdog timer resets the CPU if the program runs out of controls, preventing the reset defer function from being executed. Once the function of the watchdog timer is enabled, therefore, the watchdog timer keeps on operating programs until it resets the CPU.

As an exception, the watchdog timer defers a reset automatically under the condition in which the CPU stops program execution.

For those conditions to which this exception applies, refer to " INOTE ON DEBUGGER".

NOTE ON DEBUGGER

• Step execution of RETI command

If an interrupt occurs frequently during step execution, the corresponding interrupt handling routine is executed repeatedly after step execution.

This will prevent the main routine and low-interrupt-level programs from being executed.

Do not execute step of RETI instruction for escape.

Disable the corresponding interrupt and execute debugger when the corresponding interrupt handling routine no longer needs debugging.

• Operand break

Do not apply a data event break to access to the area containing the address of a system stack pointer.

· Execution in an unused area of flash memory

Accidentally executing an instruction in an unused area of flash memory (with data placed at 0xFFFF) prevents breaks from being accepted.

To prevent this, the code event address mask function of the debugger should be used to cause a break when accessing an instruction in an unused area.

Power-on debugging

All of the following three conditions must be satisfied when the power supply is turned off by power-on debugging.

- The time for the user power to fall from 0.9 Vcc to 0.5 Vcc is 25 μs or longer. Note : In a dual-power system, Vcc indicates the external I/O power supply voltage.
- (2) CPU operating frequency must be higher than 1 MHz.
- (3) During execution of user program
- Interrupt handler for NMI request (tool)

Add the following program to the interrupt handler to prevent the device from malfunctioning in case the factor flag to be set only in response to a break request from the ICE is set, for example, by an adverse effect of noise to the DSU pin while the ICE is not connected. Enable to use the ICE while adding this program.

Additional location


Next interrupt handler

Interrupt source	: NMI request (tool)
Interrupt number	: #13 (decimal) , 0D (hexadecimal)
Offset	: 3С8 н
Address TBR is default	: 000FFFC8⊦

Additional program

STM	(R0, R1)	
LDI	#B00н, R0;	: $B00_{H}$ is the address of DSU break factor register.
LDI	#0, R1	
STB	R1, @R0	: Clear the break factor register.
LDM	(R0, R1)	
RETI		

BLOCK DIAGRAM



MEMORY SPACE

1. Memory space

The FR family has 4 Gbytes of logical address space (2³² addresses) available to the CPU by linear access.

• Direct Addressing Areas

The following address space areas are used as I/O areas.


These areas are called direct addressing areas, in which the address of an operand can be specified directly during an instruction.

The size of directly addressable areas depends on the data size to be being accessed as follows.

 \rightarrow byte data access $$:000\mbox{\tiny H}$$ to $0FF\mbox{\tiny H}$

- \rightarrow word data access $$:000\mbox{\tiny H}$ to 3FF\mbox{\tiny H}$$

2. Memory Map



MODE SETTINGS

The FR family uses mode pins (MD2 to MD0) and a mode data to set the operation mode.

Mode Pins

The MD2 to MD0 pins specify how the mode vector fetch and reset vector fetch is performed.

Setting is prohibited other than that shown in the following table.

М	Mode Pins		Mode name	Reset vector	Remarks
MD2	MD1	MD0	Mode fidine	access area	
0	0	0	Internal ROM mode vector	Internal	
0	0	1	External ROM mode vector	External	Not supported by this model.


Mode data

Data written to the internal mode register (MODR) by a mode vector fetch is called mode data.

After an operation mode has been set in the mode register, the device operates in the operation mode.

The mode data is set by all reset source. User programs cannot set data to the mode register.

Details of mode data description



Bit31 to bit24 are all reserved bits.

Be sure to set this bit to "00000111". Operation is not guaranteed when any value other than "00000111" is set.

Note : Mode data set in the mode vector must be placed as byte data at 0x000FFFF8_H. Use the highest byte from bit31 to bit24 for placement as the FR family uses the big endian for byte endian.

	bit	31 24	23 16	15 8	7 0
Incorrect	0x000FFFF8н	XXXXXXXX	XXXXXXXX	XXXXXXXX	Mode Data
Corrot	0x000FFFF8н	Mode Data	XXXXXXXX	XXXXXXXX	XXXXXXXX
Correct	0x000FFFFCн		Reset	Vector	

■ I/O MAP

[How to read the table]

Address		Reg	ister		Block
Auuress	+ 0	+ 1	+ 2	+ 3	DIUCK
000000H	PDR0 [R/W] B	PDR1 [R/W] B XXXXXXXX	PDR2 [R/W] B XXXXXXXX	PDR3 [R/W] B XXXXXXXX	T-unit Port data register
		(B : byte, H Initial value Register nat at address 4 Leftmost reg	4n + 1)	word) reset the register is at a or word-length ac	address 4n, column 2 is ccess, column 1 of the

Note : Initial values of register bits are represented as follows :

- "1": Initial Value "1"
- " 0 " : Initial Value " 0 " " X " : Initial Value " undefined"

" - " : No physical register at this location Access is barred with an undefined data access attribute.

Address	Register				Black
Address	+ 0	+ 1	+ 2	+ 3	Block
00000н	PDR0 [R/W] B, H, W XXXXXXXX	PDR1 [R/W] B, H, W XXXXXXXX	PDR2 [R/W] B, H, W XXXXXXXX	PDR3 [R/W] B, H, W XXXXXXXX	
000004н	PDR4 [R/W] B, H, W -XXXXXXX	PDR5 [R/W] B, H, W XXXXXXX	_	_	Port data
000008н, 00000Сн		_			register
000010н	PDRG [R/W] B, H, W X-		—		
000014н to 00003Сн		_			Reserved
000040н	EIRR0 [R/W] B, H, W 00000000	ENIR0 [R/W] B, H, W 00000000		W] B, H, W 00000000	External interrupt (INT0 to INT7)
000044н	DICR [R/W] B, H, W 0	HRCL [R/W, R] B, H, W 011111	_	_	Delay interrupt/ Hold request
000048н	TMRLR0 XXXXXXXX			R] H, W XXXXXXXX	Reload
00004Cн	_	_		W, R] B, H, W 00000000	timer 0
000050н	TMRLR1 XXXXXXXX				Reload
000054 н	_				timer 1
000058 н		TMRLR2 [W] H, W XXXXXXXX XXXXXXX		R] H, W XXXXXXXX	Reload
00005Cн	_	_		W, R] B, H, W 00000000	timer 2
000060н	SSR0 [R/W, R] B, H, W 00001000	SIDR0 [R]/SODR0[W] B, H, W XXXXXXXX	SCR0 [R/W] B, H, W 00000100	SMR0 [R/W, W] B, H, W 000-0-	UART0
000064н	UTIM0 [R] H / 00000000		DRCL0 [W] B 	UTIMC0 [R/W] B 000001	U-TIMER 0
000068 н	SSR1 [R/W, R] B, H, W 00001000	SIDR1 [R]/SODR1[W] B, H, W XXXXXXXX	SCR1 [R/W] B, H, W 00000100	SMR1 [R/W] B, H, W 000-0-	UART1
00006Сн	UTIM1 [R] H / UTIMR1 [W] H [00000000 00000000		DRCL1 [W] B	UTIMC1 [R/W] B 000001	U-TIMER 1
000070н to 00007Сн					Reserved
000080н	ADCH1 [R/W] B, H, W XXXX0XX0	ADMD1 [R/W] B, H, W 00001111	ADCD11 [R] B, H, W XXXXXXXX	ADCD10 [R] B, H, W XXXXXXXX	A/D
000084н	ADCS1 [R/W, W] B, H, W 00000X00	—	AICR1 [R/W] B, H, W 0000		converter 1/ AICR1

A ddwa a a		Regi	ster		Black	
Address	+ 0	+ 1	+ 2	+ 3	Block	
000088н	ADCH2 [R/W] B, H, W XXXX0XX0	ADMD2 [R/W] B, H, W 00001111	ADCD21 [R] B, H, W XXXXXXXX	ADCD20 [R] B, H, W XXXXXXXX	A/D	
00008Сн	ADCS2 [R/W, W] B, H, W 00000X00		AICR2 [R/W] B, H, W -0000000		AICR2	
000090н	ОССРВНО, ОС ОССРНО, ОСС 00000000 С	PL0[R] H, W	OCCPH1, OC	DCCPBL1[W] / CPL1 [R] H, W 00000000		
000094н	ОССРВН2, ОС ОССРН2, ОСС 00000000 С	PL2 [R] H, W	OCCPH3, OC	DCCPBL3[W] / CPL3 [R] H, W 00000000	16-bit	
000098н	OCCPBH4, OC OCCPH4, OCC 00000000 0	PL4 [R] H, W	OCCPH5, OC	DCCPBL5[W] / CPL5 [R] H, W 00000000	output compare	
00009Сн	OCSH1 [R/W] B, H, W X1100000	OCSL0 [R/W] B, H, W 00001100	OCSH3 [R/W] B, H, W X1100000	OCSL2 [R/W] B, H, W 00001100		
0000А0н	OCSH5 [R/W] B, H, W X1100000	OCSL4 [R/W] B, H, W 00001100	OCMOD [R/W] B, H, W XX000000			
0000A4н	CPCLRBH0, CF CPCLRH0, CPC 11111111 1	LRL0[R] H, W		TL0 [R/W] H, W 00000000	16-bit free-run	
0000А8н	TCCSH0 [R/W] B, H, W 00000000	TCCSL0 [R/W] B, H, W 01000000		ADTRGC [R/W] B, H, W XXXX0000	timer 0	
0000АСн	IPCPH0, IPCP XXXXXXXXX >			CPL1 [R] H, W XXXXXXXX		
0000В0н	IPCPH2, IPCF XXXXXXXX >			CPL3 [R] H, W XXXXXXXX	16-bit input capture	
0000В4н	PICSH01 [W] B, H, W 00000000	PICSL01 [R/W] B, H, W 00000000	ICSH23 [R] B, H, W XXXXXX00	ICSL23 [R/W]B, H, W 00000000	ouptoro	
0000B8H			-		Reserved	
0000ВСн	TMRRH0, TMRR XXXXXXXX >			RL1 [R/W] H, W XXXXXXXX		
0000С0н	TMRRH2, TMRR XXXXXXXX >		-	_	Waveform	
0000C4 _H	DTCR0 [R/W] B, H, W 00000000	DTCR1 [R/W] B, H, W 00000000	DTCR2 [R/W] B, H, W 00000000		generator	
0000C8н	_	SIGCR1 [R/W] B, H, W 00000000		SIGCR2 [R/W] B, H, W XXXXXX1		
0000ССн				[R/W] H, W 00000000		
0000D0н	ADCOMP2 [00000000 C		ADCOMPC2 [R/W] ADCOMPC1 [R/W] B, H, W B, H, W XX0000XX XXXXX00X		A/D COMP	
0000D4н to 0000DCн		_	-		Reserved	

Address	Register					
Address	+ 0	+ 1	+ 2	+ 3	Block	
0000E0н	PWCSR0 [R/W, R] B, H, W PWCR0 [R] H, W 00000000 00000000 00000000 00000000					
0000E4н		_	_		16-bit PWC timer	
0000E8н	—	PDIVR0 [R/W] B, H, W XXXXX000	-	_		
0000ECн to 0000FCн		-	_		Reserved	
000100 н	PRLH0 [R/W] B, H, W XXXXXXX	PRLL0 [R/W] B, H, W XXXXXXXX	PRLH1 [R/W] B, H, W XXXXXXXX	PRLL1 [R/W] B, H, W XXXXXXX		
000104 н	PRLH2 [R/W] B, H, W XXXXXXX	PRLL2 [R/W] B, H, W XXXXXXXX	PRLH3 [R/W] B, H, W XXXXXXX	PRLL3 [R/W] B, H, W XXXXXXX		
000108 н	PPGC0 [R/W] B, H, W 00000000	PPGC1 [R/W] B, H, W 00000000	PPGC2 [R/W] B, H, W 00000000	PPGC3 [R/W] B, H, W 00000000	8/16-bit PPG timer	
00010Cн	PRLH4 [R/W] B, H, W XXXXXXX	PRLL4 [R/W] B, H, W XXXXXXXX	PRLH5 [R/W] B, H, W XXXXXXX	PRLL5 [R/W] B, H, W XXXXXXX	0 to 7	
000110 н	PRLH6 [R/W] B, H, W XXXXXXX	PRLL6 [R/W] B, H, W XXXXXXXX	PRLH7 [R/W] B, H, W XXXXXXX	PRLL7 [R/W] B, H, W XXXXXXX		
000114 н	PPGC4 [R/W] B, H, W 00000000	PPGC5 [R/W] B, H, W 00000000	PPGC6 [R/W] B, H, W 00000000	PPGC7 [R/W] B, H, W 00000000		
000118н to 00012Cн		_			Reserved	
000130 н	-	V] B, H, W 0000000		GATEC [R/W] B, H, W XXXXXX00	8/16-bit PPG timer	
000134 н		W] B, H, W 0000000	_	_	0 to 7	
000138н to 000140н		-	_		Reserved	
000144н	TTCR0 [R/W] B, H, W 00000000	_	_	TSTPR0 [R] B, H, W 00000000		
000148 н	COMP0 [R/W] B, H, W 00000000	COMP2 [R/W] B, H, W 00000000	COMP4 [R/W] B, H, W 00000000	COMP6 [R/W] B, H, W 00000000	Timing generator	
00014Cн, 000150н		_	_			
000154 _H	CPCLRH1, CP	PCLRBL1 [W] / CLRL1 [R] H, W 11111111	,	TL1 [R/W] H, W 00000000	16-bit	
000158⊦	TCCSH1 [R/W] B, H, W 00000000	TCCSL1 [R/W] B, H, W 01000000	-	_	free-run timer 1	

Address		Regis	ter		Diack		
Address	+ 0	+ 1	+ 2	+ 3	Block		
00015Cн	CPCLRH2, CPC	CPCLRBH2, CPCLRBL2 [W] / TCDTH2, TCDTL2 [R/W] H, W CPCLRH2, CPCLRL2 [R] H, W 00000000 00000000 11111111 1111111 00000000 00000000					
000160 _H	TCCSH2 [R/W] B, H, W 00000000	TCCSL2 [R/W] B, H, W 01000000	-	_	timer 2		
000164н		_	L		Reserved		
000168н		FSR2 [R/W] B, H, W 00000000	FSR1 [R/W] B, H, W 0000	FSR0 [R/W] B, H, W 00000000	FRT selector		
00016Cн to 0001A4н		_			Reserved		
0001A8н	CANPRE [R, R/W] B, H, W 00000000		_		C-CAN*1 prescaler		
0001ACн to 0001FCн					Reserved		
000200н		DMACA0 [R/W 00000000 0000XXXX XX					
000204н		DMACB0 [R/V 00000000 0000000 XXX					
000208н		DMACA1 [R/W] B, H, W*2 00000000 0000XXXX XXXXXXXX XXXXXXXX					
00020Сн	DMACB1 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXX						
000210 _H		DMACA2 [R/W 00000000 0000XXXX XX			DMAC		
000214н		DMACB2 [R/V 00000000 00000000 XXX					
000218 _H		DMACA3 [R/W 00000000 0000XXXX XX					
00021Сн		DMACB3 [R/V 00000000 0000000 XXX			-		
000220н		DMACA4 [R/W 00000000 0000XXXX XX			-		
000224н		DMACB4 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXXX					
000228н to 00023Сн					Reserved		
000240н	C	DMACR [F XX00000 XXXXXXXX XX			DMAC		
000244н to 000398н					Reserved		

Address	Register					
Address	+ 0	+ 1	+ 2	+ 3	Block	
00039Сн						
0003А0н	DSP-PC [R/W] XXXXXXXX	DSP-CSR [R/W, R, W] 00000000		Y [R/W] XXXXXXXX		
0003А4 н		DT0 [R] XXXXXXXX		OT1 [R] (XXXXXXXX	-	
0003A8н		DT2 [R] XXXXXXXX		OT3 [R] (XXXXXXXX	16-bit MAC	
0003ACн			_			
0003В0н		DT4 [R] XXXXXXXX		OT5 [R] (XXXXXXXX		
0003B4н	DSP-OT6[R] DSP-OT7 [R] XXXXXXXX XXXXXXX XXXXXXXXXXXXXXXXXXXX					
0003В8н			_			
0003BCн to		_				
0003ECн						
0003F0н) [W] W (XXXXXXXX XXXXXXXX	x		
0003F4⊦			[R/W] W < XXXXXXXX XXXXXXX	x	Bit search	
0003F8н			C [W] W X XXXXXXXX XXXXXXXX	x	module	
0003FCн			RR [R] (XXXXXXXX XXXXXXXX	x		
000400н	DDR0 [R/W] B, H, W 00000000	DDR1 [R/W] B, H, W 00000000	DDR2 [R/W] B, H, W 00000000	DDR3 [R/W] B, H, W 00000000		
000404н	DDR4 [R/W] B, H, W -0000000	DDR5 [R/W] B, H, W 00000000	-		Data direction	
000408н, 00040Сн					register	
000410н	DDRG [R/W] B, H, W 0-		_			
000414⊦ to						
00041Cн						
000420н	PFR0 [R/W] B, H, W 00	PFR1 [R/W] B, H, W 0-0-00-0		_		
000424н to					Port function	
10 00042Сн					register	
000430 н		_		PTFR0 [R/W] B, H, W 00000000		

Address	Register					
Address	+ 0	+ 1	+ 2	+ 3	Block	
000434н to 00043Сн	_					
000440н	ICR00 [R/W, R] B, H, W 1111	ICR01 [R/W, R] B, H, W 1111	ICR02 [R/W, R] B, H, W 1111	ICR03 [R/W, R] B, H, W 1111		
000444н	ICR04 [R/W, R] B, H, W 1111	ICR05 [R/W, R] B, H, W 1111	ICR06 [R/W, R] B, H, W 1111	ICR07 [R/W, R] B, H, W 1111		
000448 н	ICR08 [R/W, R] B, H, W 1111	ICR09 [R/W, R] B, H, W 1111	ICR10 [R/W, R] B, H, W 1111	ICR11 [R/W, R] B, H, W 1111		
00044Cн	ICR12 [R/W, R] B, H, W 1111	ICR13 [R/W, R] B, H, W 1111	ICR14 [R/W, R] B, H, W 1111	ICR15 [R/W, R] B, H, W 1111		
000450н	ICR16 [R/W, R] B, H, W 1111	ICR17 [R/W, R] B, H, W 1111	ICR18 [R/W, R] B, H, W 1111	ICR19 [R/W, R] B, H, W 1111		
000454 _H	ICR20 [R/W, R] B, H, W 1111	ICR21 [R/W, R] B, H, W 1111	ICR22 [R/W, R] B, H, W 1111	ICR23 [R/W, R] B, H, W 1111	Interrupt control	
000458 н	ICR24 [R/W, R] B, H, W 1111	ICR25 [R/W, R] B, H, W 1111	ICR26 [R/W, R] B, H, W 1111	ICR27 [R/W, R] B, H, W 1111	unit	
00045Cн	ICR28 [R/W, R] B, H, W 1111	ICR29 [R/W, R] B, H, W 1111	ICR30 [R/W, R] B, H, W 1111	ICR31 [R/W, R] B, H, W 1111		
000460н	ICR32 [R/W, R] B, H, W 1111	ICR33 [R/W, R] B, H, W 1111	ICR34 [R/W, R] B, H, W 1111	ICR35 [R/W, R] B, H, W 1111		
000464 н	ICR36 [R/W, R] B, H, W 1111	ICR37 [R/W, R] B, H, W 1111	ICR38 [R/W, R] B, H, W 1111	ICR39 [R/W, R] B, H, W 1111		
000468 н	ICR40 [R/W, R] B, H, W 1111	ICR41 [R/W, R] B, H, W 1111	ICR42 [R/W, R] B, H, W 1111	ICR43 [R/W, R] B, H, W 1111		
00046Cн	ICR44 [R/W, R] B, H, W 1111	ICR45 [R/W, R] B, H, W 1111	ICR46 [R/W, R] B, H, W 1111	ICR47 [R/W, R] B, H, W 1111		
000470н to 00047Сн		-	_		Reserved	
000480н	RSRR [R/W] B, H, W 10000000	STCR [R/W] B, H, W 00110011	TBCR [R/W] B, H, W 00XXXX00	CTBR [W] B, H, W XXXXXXX		
000484н	CLKR [R/W] B, H, W 00000000	WPR [W] B, H, W XXXXXXXX	DIVR0 [R/W] B, H, W 00000011	DIVR1 [R/W] B, H, W 00000000	Clock control	
000488н						
to 000490н		-	_			
000494н to 0005FCн		-	_		Reserved	

Address	Register					
Address	+ 0	+ 1	+ 2	+ 3	Block	
000600н	PCR0 [R/W] B, H, W 00000000	PCR1 [R/W] B, H, W 00000000	PCR2 [R/W] B, H, W 00000000	PCR3 [R/W] B, H, W 00		
000604н	PCR4 [R/W] B, H, W 0000		_		Pull-up	
000608н,					Control Unit	
00060Сн					-	
000610 _H	PCRG [R/W] B, H, W 0-					
000614н					Deserved	
to 000FFC⊦					Reserved	
001000н			0 [R/W] W < XXXXXXXX XXXXXXX	x		
001004 _H			0 [R/W] W { XXXXXXXX XXXXXXX	х		
001008 _H			1 [R/W] W < XXXXXXXX XXXXXXX	x		
00100Cн			1 [R/W] W < XXXXXXXX XXXXXXX	x	-	
001010 _H	DMASA2 [B/W] W					
001014 н	DMADA2 [R/W] W					
			< XXXXXXXX XXXXXXX 3 [R/W] W	^	-	
001018 _H		XXXXXXXXX XXXXXXXX		х		
00101Cн			3 [R/W] W < XXXXXXXX XXXXXXX	x		
001020н			4 [R/W] W < XXXXXXXX XXXXXXX	х		
001024н			4 [R/W] W < XXXXXXXX XXXXXXX	x		
001028 н						
to 006FFC⊦					Reserved	
007000н	FLCR [R/W] B 01101000		_			
007004н	FLWC [R/W] B 00000011		_		Flash	
007008н						
to 007010⊦						
007014н						
to 00BFFC⊦			_		Reserved	
5551 On						

Address	Register					
Address	+ 0	+ 1	+ 2	+ 3	Block	
00C000н to 00C07Cн 00C080н to		X-RAM (coefficient RAM) [R/W] 64 × 16-bit Y-RAM (variable RAM) [R/W]				
00C0FCн 00C100н to 00C2FCн			16-bit MAC			
00C300⊦ to 00FFFC⊦		-	_		Reserved	
020000н		[R, R/W] 00000001		[R, R/W] 00000000		
020004H		NT0 [R] 00000000	-	R, R/W] 00000001		
020008H		80 [R] 00000000		[R, R/W] X0000000		
02000Cн		[R, R/W] 00000000	_		_	
020010 _H		0 [R, R/W] 00000000	IF1CMSK0 [R, R/W] 00000000 00000000			
020014н		0 [R, R/W] 11111111		10 [R/W] 11111111		
020018 _H		20 [R/W] 00000000		10 [R/W] 00000000		
02001Cн		0 [R, R/W] 00000000	_		C-CAN*1	
020020н		10 [R/W] 00000000		20 [R/W] 00000000		
020024н		10 [R/W] 00000000		20 [R/W] 00000000		
020030н	R	eserved (IF1 data mirror	r, little endian byte orderi	ng)		
020040н		0 [R, R/W] 00000000		0 [R, R/W] 00000000		
020044н	IF2MSK20 [R, R/W] 11111111 1111111			10 [R/W] 11111111		
020048H	IF2ARB20 [R/W] 00000000 0000000			10 [R/W] 00000000		
02004Сн	IF2MCTR0 [R, R/W] 00000000 00000000		-	_		
020050H		10 [R/W] 00000000		20 [R/W] 00000000		

(Continued)

Address	Register					
Address	+ 0	+ 1	+ 2	+ 3	Block	
020054н	IF2DTB10 [R/W] IF2DTB20 [R/W] 00000000 00000000 00000000 00000000					
020060н	Reserved (IF2 data mirror, little endian byte ordering)					
020080н	TREQR20 [R] 00000000 0000000		TREQI 00000000			
020084н	Reserved (>32128 Message buffer)					
020090н	NEWDT20 [R] 00000000 00000000			NEWDT10 [R] 00000000 00000000		
020094н	Reserved (>32128 Message buffer)					
0200А0н	INTPND20 [R] INTPNE 00000000 0000000 0000000 00000000					
0200А4н	Reserved (>32128 Message buffer)					
0200В0н	MESVAL20 [R] MESVAL10 [R] 00000000 00000000 0000000000000000					
0200B4н	Reserved (>32128 Message buffer)					

*1 : C-CAN is loaded in MB91267NA/F267NA.

*2 : The lower 16 bits (DTC15 to DTC0) of DMACA0 to DMACA4 cannot be accessed in bytes.

- Notes : The initial value of FLWC (7004_H) is "00010011_B" on EVA tool. Writing "00000011_B" on the evaluation model has no effect on its operation.
 - Do not execute Read Modify Write instructions on registers having a write-only bit.
 - Data is undefined in reserved or (-) area.

■ INTERRUPT VECTOR

	Interrupt number		laste muset			
Interrupt source	Decimal	Hexa- decimal	Interrupt level	Offset	TBR default address	
Reset	0	00		3FCH	000FFFFCн	
Mode vector	1	01		3F8н	000FFFF8н	
System reserved	2	02		3F4н	000FFFF4H	
System reserved	3	03		3F0 н	000FFFF0H	
System reserved	4	04		ЗЕСн	000FFFECн	
System reserved	5	05		3E8 н	000FFFE8H	
System reserved	6	06		3E4н	000FFFE4H	
Coprocessor absent trap	7	07		3E0 н	000FFFE0H	
Coprocessor error trap	8	08		3DCH	000FFFDCн	
INTE instruction	9	09		3D8н	000FFFD8H	
System reserved	10	0A		3D4н	000FFFD4H	
System reserved	11	0B		3D0 н	000FFFD0н	
Step trace trap	12	0C		ЗССн	000FFFCCн	
NMI request (tool)	13	0D		3С8н	000FFFC8H	
Undefined instruction exception	14	0E		3C4н	000FFFC4H	
NMI request	15	0F	15 (Fн) fixed	3С0н	000FFFC0н	
External interrupt 0	16	10	ICR00	3ВСн	000FFFBCн	
External interrupt 1	17	11	ICR01	3В8 н	000FFFB8н	
External interrupt 2	18	12	ICR02	3B4н	000FFFB4н	
External interrupt 3	19	13	ICR03	3В0н	000FFFB0н	
External interrupt 4	20	14	ICR04	ЗАСн	000FFFACн	
External interrupt 5	21	15	ICR05	ЗА8 н	000FFFA8H	
External interrupt 6/C-CAN wake up*	22	16	ICR06	3А4н	000FFFA4H	
External interrupt 7	23	17	ICR07	ЗАО н	000FFFA0H	
Reload timer 0	24	18	ICR08	39Сн	000FFF9Cн	
Reload timer 1	25	19	ICR09	398 н	000FFF98⊦	
Reload timer 2	26	1A	ICR10	394н	000FFF94н	
UART0(Reception completed)	27	1B	ICR11	390 н	000FFF90⊦	
UART0 (RX completed)	28	1C	ICR12	38С н	000FFF8Cн	
DTTI	29	1D	ICR13	388 н	000FFF88⊦	
DMAC0 (end, error)	30	1E	ICR14	384н	000FFF84 _H	
DMAC1 (end, error)	31	1F	ICR15	380 н	000FFF80H	
DMAC2/DMAC3/DMAC4 (end, error)	32	20	ICR16	37Сн	000FFF7Cн	

	Interrupt number					
Interrupt source	Decimal	Hexa- decimal	Interrupt level	Offset	TBR default address	
UART1(Reception completed)	33	21	ICR17	378н	000FFF78н	
UART1 (RX completed)	34	22	ICR18	374н	000FFF74н	
C-CAN0*	35	23	ICR19	370н	000FFF70н	
System reserved	36	24	ICR20	36С н	000FFF6Cн	
16-bit MAC	37	25	ICR21	368н	000FFF68н	
PPG0/PPG1	38	26	ICR22	364н	000FFF64H	
PPG2/PPG3	39	27	ICR23	360н	000FFF60H	
PPG4/PPG5/PPG6/PPG7	40	28	ICR24	35Сн	000FFF5Cн	
System reserved	41	29	ICR25	358н	000FFF58н	
Waveform0/1/2 (underflow)	42	2A	ICR26	354н	000FFF54н	
Free-run timer 1 (compare clear)	43	2B	ICR27	350н	000FFF50н	
Free-run timer 1 (zero detection)	44	2C	ICR28	34Сн	000FFF4Cн	
Free-run timer 2 (compare clear)	45	2D	ICR29	348н	000FFF48н	
Free-run timer 2 (zero detection)	46	2E	ICR30	344н	000FFF44 _H	
Timebase timer overflow	47	2F	ICR31	340н	000FFF40н	
Free-run timer 0 (compare clear)	48	30	ICR32	33Сн	000FFF3Cн	
Free-run timer 0 (zero detection)	49	31	ICR33	338н	000FFF38н	
System reserved	50	32	ICR34	334н	000FFF34н	
A/D converter 1	51	33	ICR35	330н	000FFF30н	
A/D converter 2	52	34	ICR36	32Сн	000FFF2Cн	
PWC0 (measurement completed)	53	35	ICR37	328н	000FFF28н	
System reserved	54	36	ICR38	324н	000FFF24н	
PWC0 (overflow)	55	37	ICR39	320н	000FFF20н	
System reserved	56	38	ICR40	31Cн	000FFF1Cн	
ICU0 (capture)	57	39	ICR41	318 н	000FFF18н	
ICU1 (capture)	58	ЗA	ICR42	314н	000FFF14 _H	
ICU2/3 (capture)	59	3B	ICR43	310н	000FFF10H	
OCU0/1 (match)	60	3C	ICR44	30С н	000FFF0Cн	
OCU2/3 (match)	61	3D	ICR45	308н	000FFF08н	
OCU4/5 (match)	62	3E	ICR46	304н	000FFF04н	
Delay interrupt source bit	63	3F	ICR47	300н	000FFF00н	
System reserved (Used by REALOS)	64	40		2FCн	000FFEFCн	
System reserved (Used by REALOS)	65	41		2F8н	000FFEF8H	

(Continued)

Interrupt number		Internet		TPD default	
Decimal	Hexa- decimal	level	Offset	TBR default address	
66	42		2F4н	000FFEF4н	
67	43		2F0н	000FFEF0H	
68	44		2ECн	000FFEECн	
69	45		2E8н	000FFEE8H	
70	46		2E4н	000FFEE4H	
71	47		2E0 н	000FFEE0н	
72	48		2DCн	000FFEDCн	
73	49		2D8н	000FFED8н	
74	4A		2D4н	000FFED4н	
75	4B		2D0н	000FFED0н	
76	4C		2ССн	000FFECCн	
77	4D		2С8н	000FFEC8H	
78	4E		2С4н	000FFEC4н	
79	4F		2С0н	000FFEC0н	
80 to	50 to		2BCн to	000FFEBCн to 000FFC00н	
	Decimal 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80	Decimal Hexa- decimal 66 42 67 43 68 44 69 45 70 46 71 47 72 48 73 49 74 4A 75 4B 76 4C 77 4D 78 4E 79 4F 80 50 to 50	Decimal Hexa- decimal Interrupt level 66 42 67 43 67 43 68 44 69 45 70 46 71 47 72 48 73 49 74 4A 75 4B 76 4C 77 4D 78 4E 79 4F 80 50 10 to to	Decimal Hexa- decimal Interrupt level Offset 66 42 — 2F4H 67 43 — 2F0H 68 44 — 2ECH 69 45 — 2E3H 70 46 — 2E0H 71 47 — 2E0H 72 48 — 2DCH 73 49 — 2D8H 74 4A — 2D4H 75 4B — 2D0H 76 4C — 2CCH 77 4D — 2CH 78 4E — 2CH 79 4F — 2CH 80 50 _ 2BCH to to — 2CH	

* : C-CAN interrupt is only loaded in MB91267NA/F267NA.

■ PIN STATUS IN EACH CPU STATE

Terms used as the status of pins mean as follows.

- Input enabled Indicates that the input function can be used.
- Input 0 fixed

Indicates that the input level has been internally fixed to be 0 to prevent leakage when the input is released.

- Output Hi-Z
- Output is maintained.

Indicates the output in the output state existing immediately before this mode is established. If the device enters this mode with an internal output peripheral operating or while serving as an output port, the output is performed by the internal peripheral or the port output is maintained, respectively.

• State existing immediately before is maintained.

When the device serves for output or input immediately before entering this mode, the device maintains the output or is ready for the input, respectively.

Pin no.	Pin name	Function	At initializing		At sleep	At Stop mode					
		Function	$\overline{INIT} = L^{*1}$	$\overline{INIT} = H^{*2}$	mode	Hi-Z = 0	Hi-Z = 1				
3 to 10	P50 to P57	AN0 to AN7	Output Hi-Z/ Input disabled	it İnput	Retention of the immedi- ately prior state	Retention of the	Output Hi-Z/ y Input 0 fixed				
11 to 13	P44 to P46	AN8 to AN10				immediately prior state					
14	NMI	NMI	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled				
18	P00	PPG1/INT4			onabioa	onabiou	onabioa				
19	P01	PPG2			Retention of the immediately prior state	Retention of the immediately prior state	Output Hi-Z/ Input 0 fixed				
20	P02	PPG3/INT5	Output Hi-Z/ Input				Input enabled	Input enabled	Input enabled		
21 to 23	P03 to P05	TIN0 to TIN2									
24, 25	P06, P07	TOT1, TOT2		Output Hi-Z/							
26	P10	SOT0		Input enabled	Retention	Retention					
27	P11	SIN0	disabled	enableu	of the	of the	Output Hi-Z/				
28	P12	SCK0			immediately	immediately	Input 0 fixed				
29	P13	SOT1			prior state	prior state					
30	P14	SIN1									
31	P15	SCK1									
32	P16	PPG5/INT6/ RX0*3			Input enabled	Input enabled	Input enabled				

• List of pin status (single chip mode)

Pin no.	Pin name	Function	At initi	alizing	At sleep	At Stop	o mode
FIII IIO.	Fin name	Function	$\overline{INIT} = L^{*1}$	INIT = H*2	mode	Hi-Z = 0	Hi-Z = 1
33	P17	PPG6/TX0*3					
34	P20	ADTG1/IC2					
35	P21	ADTG2/IC3					
36	P22	PWI0			Retention of the immediately prior state	Retention of the immediately prior state	
37	P23	DTTI					a
38	P24	CKI					Output Hi-Z/ Input 0 fixed
39	P25	IC0					
40	P26	IC1	Output Hi-Z/	Output Hi-Z/			
41	P27	General port	Input disabled	Input enabled			
42	PG1	PPG0	uisableu	enabled			
49	P37	PPG4					
50	P36	PPG7/INT7			Input enabled	Input enabled	Input enabled
52 to 57	P35 to P30	RTO5 to RTO0			Retention of the immediately prior state	Retention of the immediately prior state	Output Hi-Z/ Input 0 fixed
58 to 61	P40 to P43	INT0 to INT3	1		Input enabled	Input enabled	Input enabled

(Continued)

*1 : $\overline{INIT} = L$: Indicates the pin status with \overline{INIT} remaining at the "L" level.

*2 : $\overline{INIT} = H$: Indicates the pin status existing immediately after \overline{INIT} transition from "L" to "H" level.

*3 : C-CAN terminal is loaded in MB91267NA/F267NA.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Ra	ting	Unit	Remarks
Falameter	Symbol	Min	Max	Unit	neillaiks
Power supply voltage*1	Vcc	Vss - 0.5	Vss + 6.0	V	
Analog power supply voltage*1	AVcc	Vss - 0.5	Vss + 6.0	V	*2
Analog reference voltage*1	AVRHn*6	Vss - 0.5	Vss + 6.0	V	*2
Input voltage*1	Vi	Vss - 0.3	Vcc + 0.3	V	
Analog pin input voltage*1	VIA	Vss - 0.3	AVcc + 0.3	V	
Output voltage*1	Vo	Vss - 0.3	Vcc + 0.3	V	
"L" level maximum output current	lol		10	mA	*3
"L" level average output current	IOLAV		8	mA	*4
"L" level total maximum output current	ΣΙοι	_	60	mA	
"L" level total average output current	ΣΙοιαν	_	30	mA	*5
"H" level maximum output current	Іон	_	- 10	mA	*3
"H" level average output current	Іонач	_	- 4	mA	*4
"H" level total maximum output current	ΣІон	_	- 30	mA	
"H" level total average output current	ΣΙοήαν		- 12	mA	*5
Power consumption	PD		600	mW	
Operating temperature	Та	- 40	+ 105	°C	At single chip operating
Storage temperature	Tstg	- 55	+ 125	°C	

*1 : The parameter is based on $V_{SS} = AV_{SS} = 0$ V.

*2 : Be careful not to exceed V_{CC} + 0.3 V, for example, when the power is turned on. Be careful not to let AV_{CC} exceed V_{CC}, for example, when the power is turned on.

*3 : The maximum output current is the peak value for a single pin.

*4 : The average output current is the average current for a single pin over a period of 100 ms.

*5 : The total average output current is the average current for all pins over a period of 100 ms.

- *6 : AVRHn = AVRH1, AVRH2
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Parameter	Symbol	Va	lue	Unit	Remarks
rarameter	Symbol	Min	Max	Onic	nemarks
Power supply voltage	Vcc	4.0	5.5	V	At normal operating
Analog power supply voltage	AVcc	Vss + 4.0	Vss + 5.5	V	
Analog reference voltage	AVRH1	AVss	AVcc	V	For A/D converter 1
Analog reference voltage	AVRH2	AVss	AVcc	V	For A/D converter 2
Operating temperature	Та	- 40	+ 105	°C	At single chip operating

2. Recommended Operating Conditions

(Vss = AVss = 0 V)

Note : Upon power up, it takes approx. 100 μs for stabilization of internal power supply after the Vcc power supply is stabilized. Keep applying "L" to INIT pin signal during that period.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = 4.0 V to 5.5 V, Vss = AVss = 0 V)

Parameter	Symbol	Pin Name	Conditions		Value		Unit	Remarks
Falametei	Symbol	Fill Name	Conditions	Min	Тур	Max	Unit	neillaiks
"H" level input voltage	VIHS	Hysteresis input pin	_	Vcc imes 0.8	_	Vcc + 0.3	۷	
"L" level input voltage	VILS	Hysteresis input pin	_	Vss – 0.3		Vss×0.2	V	
"H" level output	Vон	Other than P30 to P35	Vcc = 5.0 V, Іон = 4.0 mA	Vcc - 0.5			V	
voltage	V он2	P30 to P35	Vcc = 5.0 V, Іон = 8.0 mA	Vcc - 0.7			V	
"L" level output	Vol	Other than P30 to P35	$V_{CC} = 5.0 V,$ IoL = 4.0 mA	—		0.4	V	
voltage	Vol2	P30 to P35	$V_{CC} = 5.0 V,$ IoL = 12 mA	—		0.6	V	
Input leak current	lu		Vcc = 5.0 V, Vss < Vı < Vcc	- 5		+ 5	μA	
Pull-up resistance	Rpull	INIT, Pull-up pin		—	50		kΩ	
	Icc	Vcc	$V_{CC} = 5.0 V, 33 MHz$		90	100	mA	
Power supply	Iccs	Vcc	Vcc = 5.0 V, 33 MHz	—	60	80	mA	At SLEEP
current	Іссн	Vcc	Vcc = 5.0 V, Ta = + 25 °C	—	300		μA	At STOP
Input capacitance	Cin	Other than Vcc, Vss, AVcc, AVss, AVRH1, AVRH2	_		5	15	pF	

4. Flash Memory Write/Erase Characteristics

Parameter	Conditions		Value		Unit	Remarks
Faiametei	Conditions	Min	Тур	Max	Omit	nemarks
Sector erase time (4 Kbytes sector)	Ta = + 25 °C, Vcc = 5.0 V		0.2	0.5	S	Not including time for internal writing before deletion.
Byte write time	Ta = +25 °C, Vcc = 5.0 V		32	3600	μs	Not including system-level overhead time.
Erase/write cycle	—	10000			cycle	
Flash memory data retention time	Average Ta = + 85 °C	20			year	*

* : This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C).

5. AC Characteristics

(1) Clock Timing Ratings

 $(V_{CC} = 4.0 V \text{ to } 5.5 V, V_{SS} = AV_{SS} = 0 V)$

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Falameter	Symbol	Name	Conditions	Min	Тур	Max	Unit	nemarks
Clock frequency	fc	X0 X1		3.6* ²		12	MHz	For using the PLL within the self-oscilla-
Clock cycle time	tc	X0 X1		83.3		278* ²	ns	tion enabled range, set the multiplier for the internal clock not to let the operating fre- quency exceed 33 MHz.
Input clock pulse width	Рwн Pw∟	X0	_	100		_	ns	The standard of the duty ratio is 40 % to 60 %.
Input clock rising, falling time	tcF tcR	X0				5	ns	At external clock
Internal operating	fср		When 4.125 MHz is	2.06*1		33	MHz	CPU
clock frequency	fсрр		input as the X0 clock frequency and	2.06*1		33	MHz	Peripheral
Internal operating	tcp		×8 multiplication is	30.3		485* ¹	ns	CPU
clock cycle time	tcpp	_	set for the PLL of the oscillator circuit.	30.3		485* ¹	ns	Peripheral


*1 : The values assume a gear cycle of 1/16.

*2 : When the PLL is used, the lower-limit frequency of the input clock to the X0 and X1 pins determines depending on the PLL multiplication.


At $\,\times\,$ 1 multiplication : more than 8 MHz

At $\,\times\,2$ to $\,\times\,8$ multiplication : more than 4 MHz


• Conditions for measuring the clock timing ratings



• Operation Assurance Range



• Internal clock setting range




(2) Reset Input Ratings

 $(V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, \text{ Vss} = \text{AVss} = 0 \text{ V})$

Parameter	Sym-	Pin	Pin Condi- Value			Unit	Remarks
Falameter	bol	Name	tions	Min	Max	Onne	i temai ka
INIT input time (at power-on and STOP mode)	t			Oscillation time of oscillator $+ t_c \times 10$	_	ns	*
INIT input time (other than the above)	T INTL			tc × 10	_	ns	

*: After the power is stable, L level is kept inputting to INIT pin for the duration of approximately 100 µs until the internal power is stabilized.




(3) UART Timing


$(V_{CC} = 4$	4.0 V to 5.5 V,	Vss = AVs	s = 0 V)
	Valu	е	

Deremeter	Symbol	Pin Name	Conditions	Va	Unit	
Parameter	Symbol	Pin Name	Conditions	Min	Max	
Serial clock cycle time	tscyc	SCK0, SCK1		8 tcycp		ns
$SCK \downarrow ightarrow SOT$ delay time	tsLov	SCK0, SCK1, SOT0, SOT1	- Internal shift	- 80	+ 80	ns
Valid SIN $ ightarrow$ SCK \uparrow	tıvsн	SCK0, SCK1, SIN0, SIN1	clock mode	100		ns
SCK $\uparrow \rightarrow$ valid SIN hold time	tsнıx	SCK0, SCK1, SIN0, SIN1		60		ns
Serial clock "H" pulse width	tshsl	SCK0, SCK1		4 tcycp		ns
Serial clock "L" pulse width	tslsh	SCK0, SCK1		4 tcycp		ns
SCK $\downarrow \rightarrow$ SOT delay time	tslov	SCK0, SCK1, SOT0, SOT1	External shift		150	ns
Valid SIN \rightarrow SCK \uparrow	tıvsн	SCK0, SCK1, SIN0, SIN1	clock mode	60		ns
SCK $\uparrow \rightarrow$ valid SIN hold time	tsнix	SCK0, SCK1, SIN0, SIN1		60		ns

Notes : • The above ratings are the values for clock synchronous mode. • tcycp indicates the peripheral clock cycle time.



• External shift clock mode




(4) Free-run Timer Clock, PWC Input, and Reload Timer Trigger Timing

 $(V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}, \text{ V}_{ss} = \text{AV}_{ss} = 0 \text{ V})$

Parameter	Symbol	Pin Name	Conditions	Va	Unit		
Parameter	Symbol	FIII Name	Conditions	Min	Max	Onit	
Input pulse width	tтıwн tтıw∟	CKI, PWI0, TIN0 to TIN2	—	4 tcycp		ns	

Note : tcycp indicates the peripheral clock cycle time.




(5) Trigger Input Timing

(Vcc = 4.0 V to 5.5 V, Vss = AVss = 0 V)

Parameter	Symbol	Symbol Pin Name Conditions		Va	Unit		
Falameter	Symbol		Conditions	Min	Max	Unit	
Input capture trigger input	tic	IC0 to IC3	_	5 tcycp		ns	
A/D Converter activation trigger input	t adtg	ADTG1, ADTG2	_	5 tcycp	_	ns	

Note : tcycp indicates the peripheral clock cycle time.



6. Electrical Characteristics for the A/D Converter

					(Vcc = AVcc	= 5.0 \	V, $Vss = AVss = 0 V$)	
Parameter	Sym-	Pin Name		Value		Unit	Remarks	
Parameter	bol		Min	Тур	Max	Unit	nemarks	
Resolution					10	bit		
Total error*1			- 4		+ 4	LSB		
Linearity error*1			- 3.5		+ 3.5	LSB		
Differential linearity error*1		_	- 3	_	+ 3	LSB	At AVRHn*4 = 5.0 V	
Zero transition voltage*1	Vот	AN0 to AN10	AVss – 3.5LSB	AVss + 0.5LSB	AVss + 4.5LSB	V		
Full transition voltage*1	VFST	AN0 to AN10	AVRH – 5.5LSB	AVRH – 1.5LSB	AVRH + 2.5LSB	V		
Conversion time			1.2*2		—	μs		
Analog port Input current	Iain	AN0 to AN10			10	μA		
Analog input voltage	VAIN	AN0 to AN10	AVss		AVRH	V		
Reference voltage		AVRHn*4	AVss		AVcc	V		
Analog power supply	la		_	2	—	mA	Per 1 unit	
current (analog + digital)	І ан* ³	AVcc			100	μA	Per 1 unit	
Reference power supply current (between AVRH and	IR	AVRHn*4		1		mA	Per 1 unit AVRHn ^{*4} = 5.0 V, at AVss = 0 V	
AVss)	IRH*3				100	μA	Per 1 unit at STOP	
Analog input capacitance				10		pF		
Inter-channel disparity		AN0 to AN10			4	LSB		

*1 : Measured in the CPU sleep state

*2 : Vcc = AVcc = 5.0 V, machine clock at 33 MHz


*3: The current when the CPU is in stop mode and the A/D converter is not operating (at Vcc = AVcc = AVRHn = 5.0 V)

*4: AVRHn = AVRH1, AVRH2


Note : The above does not guarantee the inter-unit accuracy. Set the output impedance of the external circuit $\leq 2 \ k\Omega$.

Definition of A/D Converter Terms


- Resolution : Analog variation that is recognized by an A/D converter.
- Linearity error : Zero transition point (00 0000 0000 ←→ 00 0000 0001) and full-scale transition point. Difference between the line connected (11 1111 1110 ←→ 11 1111 1111) and actual conversion characteristics.
- Differential linearity error : Deviation of input voltage, that is required for changing output code by 1 LSB, from an ideal value.
- Total error : This error indicates the difference between actual and ideal values, including the zero transition error/full-scale transition error/linearity error.



(Continued)



■ EXAMPLE CHARACTERISTICS



5.0

5.0

5.0

5.5


5.5


5.5

■ ORDERING INFORMATION

Part number	Package	Remarks
MB91267APMC		
MB91267NAPMC	64-pin plastic LQFP (FPT-64P-M23)	Package loaded C-CAN
MB91F267APMC		
MB91F267NAPMC		Package loaded C-CAN
MB91V265ACR-ES	401-pin ceramic PGA (PGA-401C-A02)	

PACKAGE DIMENSION





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
	Deleted the MB91266A (MASK ROM Product) Added the MB91267A and MB91267NA (MASK ROI	

The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.