

SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004

FEATURES

| FEATURES | DGG OR DL | DACKACE |
|-------------------------------------------------------------------------|-----------------------|----------------------|
| Member of the Texas Instruments Widebus™ Family | (TOP) | |
| • Operates From 1.65 V to 3.6 V | | 56] <u>OEB</u> |
| Max t_{pd} of 4.8 ns at 3.3 V | CLKEN1B | 55 CLKENA2 |
| • ±24-mA Output Drive at 3.3 V | 2B3 🛛 3 | 54 [2B4 |
| B-Port Outputs Have Equivalent 26-Ω Series | GND 4 | 53 GND |
| Resistors, So No External Resistors Are | 2B2 5 | 52 2B5 |
| Required | 2B1 [] 6 | 51 2B6 |
| Bus Hold on Data Inputs Eliminates the Need | | 50 V _{CC} |
| for External Pullup/Pulldown Resistors | A1 [] 8 A2 [] 9 | 49 2B7 48 2B8 |
| Latch-Up Performance Exceeds 250 mA Per | A2 [] 9 A3 [] 10 | 48 U 2B8 47 U 2B9 |
| JESD 17 | GND 11 | 46 GND |
| ESD Protection Exceeds JESD 22 | A4 [] 12 | 45 2B10 |
| | A5 113 | 44 2B11 |
| – 2000-V Human-Body Model (A114-A) | A6 114 | 43 2B12 |
| – 200-V Machine Model (A115-A) | A7 115 | 42 1 1B12 |
| | A8 116 | 41 1 1B11 |
| DESCRIPTION/ORDERING INFORMATION | A9 🚺 17 | 40 [1B10 |
| This 12-bit to 24-bit registered bus exchanger is | GND 🛛 18 | 39 🛛 GND |
| designed for 1.65-V to 3.6-V V _{CC} operation. | A10 🚺 19 | 38] 1B9 |
| The SN74ALVCH162268 is used for applications in | A11 🚺 20 | 37 🛛 1B8 |
| which data must be transferred from a narrow | A12 🛛 21 | 36 [1B7 |
| high-speed bus to a wide, lower-frequency bus. | V _{CC} [] 22 | 35 🛛 V _{CC} |
| The device provides synchronous data exchange | 1B1 🛛 23 | 34 [] 1B6 |
| between the two ports. Data is stored in the internal | 1B2 🛛 24 | 33] 1B5 |
| registers on the low-to-high transition of the clock | GND 25 | 32 GND |
| (CLK) input when the appropriate clock-enable | 1B3 26 | 31] 1B4 |
| (CLKEN) inputs are low. The select (SEL) line is | | |
| synchronous with CLK and selects 1B or 2B input data for the A outputs. | SEL [28 | 29]CLK |

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path. Proper control of these inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active-low output enables (OEA, OEB). These control terminals are registered, so bus direction changes are synchronous with CLK.

The B outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω resistors to reduce overshoot and undershoot.

| T _A | T _A PACKAGE | | ORDERABLE PART NUMBER | TOP-SIDE MARKING | |
|----------------|------------------------|-----------------|-----------------------|------------------|--|
| | SSOP - DL | Tube | SN74ALVCH162268DL | ALVCH162268 | |
| | 550P - DL | Tape and reel | SN74ALVCH162268DLR | - ALVCH102200 | |
| -40°C to 85°C | TSSOP - DGG | Tape and reel | SN74ALVCH162268GR | ALVCH162268 | |
| | VFBGA - GQL | Tana and soal | SN74ALVCH162268KR | V/LI22C0 | |
| | VFBGA - ZQL (Pb-free) | - Tape and reel | 74ALVCH162268ZQLR | VH2268 | |

ORDERING INFORMATION

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at (1) www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.



SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible, and \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to \overline{OE} being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

GQL OR ZQL PACKAGE (TOP VIEW)

| A 000000 B 000000 C 000000 D 000000 E 000000 F 000000 G 000000 H 000000 |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| C ○ ○ ○ ○ ○ ○ ○ D ○ ○ ○ ○ ○ ○ ○ E ○ ○ ○ ○ ○ ○ F ○ ○ ○ ○ ○ ○ G ○ ○ ○ ○ ○ ○ ○ H ○ ○ ○ ○ ○ ○ ○ |
| D 0 0 0 0 0 0 0 E 0 0 0 0 0 F 0 0 0 0 0 0 G 0 0 0 0 0 0 0 H 0 0 0 0 0 0 0 |
| E 00 00 F 00 00 G 000000 H 000000 |
| F O O O O G O O O O O O O H O O O O O O O O |
| с с с с с с с с с с с с с с |
| н ососос |
| |
| 1 000000 |
| |
| KOCCCCC |

TERMINAL ASSIGNMENTS

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|-----|---------|-----------------|-----------------|---------|------|
| Α | 2B3 | CLKEN1B | OEA | OEB | CLKENA2 | 2B4 |
| В | 2B1 | 2B2 | GND | GND | 2B5 | 2B6 |
| С | A2 | A1 | V _{CC} | V _{CC} | 2B7 | 2B8 |
| D | A4 | A3 | GND | GND | 2B9 | 2B10 |
| Ε | A6 | A5 | | | 2B11 | 2B12 |
| F | A7 | A8 | | | 1B11 | 1B12 |
| G | A9 | A10 | GND | GND | 1B9 | 1B10 |
| н | A11 | A12 | V_{CC} | V _{CC} | 1B7 | 1B8 |
| J | 1B1 | 1B2 | GND | GND | 1B5 | 1B6 |
| Κ | 1B3 | CLKEN2B | SEL | CLK | CLKENA1 | 1B4 |

SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004

FUNCTION TABLES

OUTPUT ENABLE

| I | NPUTS | 6 | OUTPUTS | | | | |
|------------|-------------|---|---------|--------|--|--|--|
| CLK | CLK OEA OEB | | Α | 1B, 2B | | | |
| \uparrow | Н | Н | Z | Z | | | |
| \uparrow | н | L | Z | Active | | | |
| \uparrow | L | н | Active | Z | | | |
| \uparrow | L | L | Active | Active | | | |

A-TO-B STORAGE ($\overline{OEB} = L$)

| | INPUTS | | | | | | | |
|---------|-----------------|------------|---|--------------------------------|--------------------------------|--|--|--|
| CLKENA1 | CLKENA1 CLKENA2 | | Α | 1B | 2B | | | |
| Н | Н | Х | Х | 1B ₀ ⁽¹⁾ | 2B ₀ ⁽¹⁾ | | | |
| L | L | \uparrow | L | L ⁽²⁾ | Х | | | |
| L | L | \uparrow | н | H ⁽²⁾ | Х | | | |
| х | L | \uparrow | L | Х | L | | | |
| х | L | \uparrow | н | Х | Н | | | |

(1) Output level before the indicated steady-state input conditions were established

(2) Two CLK edges are needed to propagate data.

| | INPUTS | | | | | | | | |
|---------|---------|------------|-----|----|----|-------------------------------|--|--|--|
| CLKEN1B | CLKEN2B | CLK | SEL | 1B | 2B | Α | | | |
| Н | Х | Х | Н | Х | Х | A ₀ ⁽¹⁾ | | | |
| х | Н | Х | L | Х | Х | A ₀ ⁽¹⁾ | | | |
| L | L | \uparrow | Н | L | Х | L | | | |
| L | L | \uparrow | Н | Н | Х | Н | | | |
| Х | L | \uparrow | L | Х | L | L | | | |
| Х | L | \uparrow | L | Х | Н | Н | | | |


B-TO-A STORAGE ($\overline{OEA} = L$)

(1) Output level before the indicated steady-state input conditions were established

SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004



LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGG and DL packages.



SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|------------------------------------------------|-----------------------------|------|-----------------------|------|
| V _{CC} | Supply voltage range | | -0.5 | 4.6 | V |
| V | Except I/O ports ⁽²⁾ | | -0.5 | 4.6 | V |
| VI | Input voltage range | I/O ports ⁽²⁾⁽³⁾ | -0.5 | V _{CC} + 0.5 | v |
| Vo | Output voltage range ⁽²⁾⁽³⁾ | | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V ₁ < 0 | | -50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | |
| I _O | Continuous output current | | | ±50 | mA |
| | Continuous current through each V_{CC} or GN | 1D | | ±100 | mA |
| | | DGG package | | 64 | |
| θ_{JA} | Package thermal impedance ⁽⁴⁾ | DL package | | 56 | °C/W |
| | | GQL/ZQL package | | 42 | |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(2) The input negative-voltage and output voltage(3) This value is limited to 4.6 V, maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004



RECOMMENDED OPERATING CONDITIONS⁽¹⁾

| | | | MIN | MAX | UNIT | | |
|-----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------|----------------------|----------------------|------|--|--|
| V _{CC} | Supply voltage | | 1.65 | 3.6 | V | | |
| | | V_{CC} = 1.65 V to 1.95 V | $0.65 \times V_{CC}$ | | | | |
| V _{IH} | High-level input voltage | V_{CC} = 2.3 V to 2.7 V | 1.7 | | V | | |
| | High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current (A port) High-level output current (B port) Low-level output current (A port) Low-level output current (B port) | V_{CC} = 2.7 V to 3.6 V | 2 | | | | |
| | | V_{CC} = 1.65 V to 1.95 V | | $0.35 \times V_{CC}$ | | | |
| V _{IL} | Low-level input voltage | V_{CC} = 2.3 V to 2.7 V | | 0.7 | V | | |
| | | $V_{CC} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$ | | 0.8 | | | |
| VI | Input voltage | | 0 | V _{CC} | V | | |
| Vo | Output voltage | | 0 | V _{CC} | V | | |
| | | V _{CC} = 1.65 V | | -4 | | | |
| VI | High-level output current (A port) | $V_{CC} = 2.3 V$ | | -12 | | | |
| | Hign-level output current (A port) | V _{CC} = 2.7 V | | -12 | | | |
| | | $V_{CC} = 3 V$ | | -24 | mA | | |
| | | V _{CC} = 1.65 V | | -2 | mA | | |
| | Link lovel extract extract (Direct) | $V_{CC} = 2.3 V$ | | -6 | | | |
| | High-level output current (B port) | $V_{CC} = 2.7 V$ | | -8 | | | |
| | | $V_{CC} = 3 V$ | | -12 | | | |
| | | V _{CC} = 1.65 V | | 4 | | | |
| | | V _{CC} = 2.3 V | | 12 | | | |
| | Low-level output current (A port) | $V_{CC} = 2.7 V$ | | 12 | | | |
| | | $V_{CC} = 3 V$ | | 24 | | | |
| I _{OL} | | V _{CC} = 1.65 V | | 2 | mA | | |
| | | V _{CC} = 2.3 V | 6 | | | | |
| | Low-level output current (B port) | V _{CC} = 2.7 V | | 8 | | | |
| | | $V_{CC} = 3 V$ | | 12 | | | |
| Δt/Δv | Input transition rise or fall rate | | | 10 | ns/V | | |
| T _A | Operating free-air temperature | | -40 | 85 | °C | | |

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

| PA | RAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------|---------------------------------------------------------|-----------------|-----------------------|--------------------|------|------|
| | | I _{OH} = -100 μA | 1.65 V to 3.6 V | V _{CC} - 0.2 | | | |
| | | | 1.65 V | 1.2 | | | |
| | | | 2.3 V | 2 | | | |
| | A port | | 2.3 V | 1.7 | | | |
| | | I _{OH} = -12 mA | 2.7 V | 2.2 | | | |
| | | | 3 V | 2.4 | | | |
| | | I _{OH} = -24 mA | 3 V | 2 | | | |
| √он | | | 1.65 V to 3.6 V | V _{CC} - 0.2 | | | V |
| | | | 1.65 V | 1.2 | | | |
| | | | 2.3 V | 1.9 | | | |
| 1 | B port | | 2.3 V | 1.7 | | | |
| | | I _{OH} = -6 mA | 3 V | 2.4 | | | |
| | | I _{OH} = -8 mA | 2.7 V | 2 | | | |
| | | | 3 V | 2 | | | |
| | | | 1.65 V to 3.6 V | | | 0.2 | |
| | | | 1.65 V | | | 0.45 | |
| | A port | | | | | 0.4 | |
| 4 | | | 2.3 V | | | 0.7 | |
| | | $I_{OL} = 12 \text{ mA}$ | 2.7 V | | | 0.4 | |
| | | I _{OL} = 24 mA | 3 V | | | 0.55 | |
| V _{OL} | | | 1.65 V to 3.6 V | | | 0.2 | V |
| | | | 1.65 V | | | 0.45 | |
| | | $I_{OL} = 4 \text{ mA}$ | 2.3 V | | | 0.4 | |
| 1 | B port | | 2.3 V | | | 0.55 | |
| | | $I_{OL} = 6 \text{ mA}$ | 3 V | | | 0.55 | |
| | | I _{OL} = 8 mA | 2.7 V | | | 0.6 | |
| | | $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | 0.8 | | | | |
| 1 | | | 3.6 V | | | ±5 | μA |
| | | | | 25 | | | |
| | | V ₁ = 1.07 V | 1.65 V | -25 | | | |
| A port I VOH B port I A port I A port I I I A port I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I | | | 45 | | | | |
| | | V ₁ = 1.7 V | 2.3 V | -45 | | | μA |
| () | | V ₁ = 0.8 V | - 1 <i>1</i> | 75 | | | |
| | $ \begin{tabular}{ c $ | | 1 | | | | |
| | | $V_1 = 0$ to 3.6 V ⁽²⁾ | 3.6 V | | | ±500 | |
| oz ⁽³⁾ | | | 3.6 V | | | ±10 | μA |
| | | | | | | 40 | μA |
| | | | 3 V to 3.6 V | | | 750 | μA |
| | Control inputs | | | | 3.5 | | pF |
| | | | | | | | pF |

(1)

All typical values are at V_{CC} = 3.3 V, T_A = 25°C. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2) another.

For I/O ports, the parameter I_{OZ} includes the input leakage current. (3)

SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004

TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | | V_{CC} = 2.5 V ± 0.2 V | | | | V _{CC} = 3.3 V ± 0.3 V | | UNIT |
|--------------------|---------------------|-------------------------------------------|-----------------------------|-----|-----|-----|------------------------------------|-----|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{clock} | Clock frequency | | | 120 | | 125 | | 150 | MHz |
| t _w | Pulse duration, CLK | high or low | 3.3 | | 3.3 | | 3.3 | | ns |
| | | A data before CLK1 | 4.5 | | 4 | | 3.4 | | |
| | | B data before CLK1 | 0.8 | | 1.2 | | 1 | | |
| | Setup time | SEL before CLK1 | 1.4 | | 1.6 | | 1.3 | | ns |
| t _{su} | | CLKENA1 or CLKENA2 before CLK1 | 3.6 | | 3.4 | | 2.8 | | |
| | | CLKEN1B or CLKEN2B before CLK1 | 3.2 | | 3 | | 2.5 | | |
| | | OE before CLK↑ | 4.2 | | 3.9 | | 3.2 | | |
| | | A data after CLK↑ | 0 | | 0 | | 0.2 | | |
| | | B data after CLK↑ | 1.3 | | 1.2 | | 1.3 | | |
| t _h | Hold time | SEL after CLK↑ | 1 | | 1 | | 1 | | ns |
| | | CLKENA1 or CLKENA2 after CLK1 | 0.1 | | 0.1 | | 0.4 | | |
| | | CLKEN1B or CLKEN2B after CLK [↑] | 0.1 | | 0 | | 0.5 | | |
| | | OE after CLK↑ | 0 | | 0 | | 0.2 | | |

TEXAS

STRUMENTS www.ti.com

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTBUT) | V _{CC} = 1.8 V | c = 1.8 V V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 2.7 V | | V _{CC} = ± 0.3 | 3.3 V 3 V | UNIT |
|---------------------|-----------------|----------------|-------------------------|----------------------------------------------|-----|-------------------------|-----|----------------------------|--------------|------|
| | | (OUTPUT) | ТҮР | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | | | | 120 | | 125 | | 150 | | MHz |
| | | В | 8 | 1.6 | 6.1 | | 5.9 | 1.8 | 5.4 | |
| | CLK | A (1B) | 8 | 1.6 | 5.8 | | 5.4 | 1.7 | 4.8 | ~~~ |
| t _{pd} | CLK | A (2B) | 8 | 1.6 | 5.8 | | 5.3 | 1.8 | 4.8 | ns |
| | | A (SEL) | 11 | 2.5 | 7.3 | | 6.5 | 2.4 | 5.8 | |
| | | В | 12 | 2.7 | 7.2 | | 6.8 | 2.6 | 6.1 | |
| t _{en} CLK | A | 9 | 2 | 6.2 | | 5.6 | 1.8 | 5.1 | ns | |
| | В | 10 | 2.8 | 7.2 | | 6.1 | 2.5 | 5.9 | | |
| t _{dis} | CLK | А | 9 | 2 | 6.5 | | 5.4 | 2.1 | 5 | ns |

OPERATING CHARACTERISTICS


 $T_A = 25^{\circ}C$

| PARAMETER | | | TEST CONDITIONS | V _{CC} = 2.5 V TYP | V _{CC} = 3.3 V TYP | UNIT |
|-----------------|-----------------------------------------------|------------------|------------------------------------|--------------------------------|--------------------------------|------|
| <u> </u> | Power discipation expectance | Outputs enabled | C = 50 pc f = 10 MHz | 87 | 120 | ъĘ |
| C _{pd} | C _{pd} Power dissipation capacitance | Outputs disabled | C _L = 50 pF, f = 10 MHz | 80.5 | 118 | р⊢ |




SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004

PARAMETER MEASUREMENT INFORMATION




| TEST | S1 |
|------------------------------------|-------------------|
| t _{pd} | Open |
| t _{PLZ} /t _{PZL} | V _{LOAD} |
| t _{PHZ} /t _{PZH} | GND |

| | М | INPUT | | V | v | 6 | Р | v |
|----|-----------------------------------|-----------------|--------------------------------|--------------------|-------------------|-------|--------------|--------------|
| | V _{CC} | VI | t _r /t _f | V _M | V _{LOAD} | CL | RL | V_{Δ} |
| 1. | $8 \text{ V} \pm 0.15 \text{ V}$ | V _{CC} | ≤ 2 ns | V _{CC} /2 | $2 \times V_{CC}$ | 30 pF | 1 k Ω | 0.15 V |
| 2 | $1.5 \text{ V} \pm 0.2 \text{ V}$ | V _{CC} | ≤2 ns | V _{CC} /2 | $2 \times V_{CC}$ | 30 pF | 500 Ω | 0.15 V |
| | 2.7 V | 2.7 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V |
| 3 | $3.3 \text{ V} \pm 0.3 \text{ V}$ | 2.7 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V |



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Ω = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.





www.ti.com

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|---------------------|-----------------------|----------------------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-------------------------------------------|
| 74ALVCH162268DLG4 | ACTIVE | SSOP | DL | 56 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | Contact TI Distributor or Sales Office |
| 74ALVCH162268GRE4 | ACTIVE | TSSOP | DGG | 56 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | Contact TI Distributor or Sales Office |
| 74ALVCH162268GRG4 | ACTIVE | TSSOP | DGG | 56 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | Contact TI Distributor or Sales Office |
| 74ALVCH162268ZQLR | ACTIVE | BGA MICROSTAR JUNIOR | ZQL | 56 | | TBD | Call TI | Call TI | Purchase Samples |
| SN74ALVCH162268DGGR | OBSOLETE | TSSOP | DGG | 56 | | TBD | Call TI | Call TI | Replaced by SN74ALVCH162268GR |
| SN74ALVCH162268DL | ACTIVE | SSOP | DL | 56 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | Contact TI Distributor or Sales Office |
| SN74ALVCH162268GR | ACTIVE | TSSOP | DGG | 56 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | Contact TI Distributor or Sales Office |
| SN74ALVCH162268KR | NRND | BGA MICROSTAR JUNIOR | GQL | 56 | 1000 | TBD | SNPB | Level-1-240C-UNLIM | Samples Not Available |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



www.ti.com

24-Jul-2010

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION



*All dimensions are nominal



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device | - | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|----------------------------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74ALVCH162268GR | TSSOP | DGG | 56 | 2000 | 330.0 | 24.4 | 8.6 | 15.6 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74ALVCH162268KR | BGA MI CROSTA R JUNI OR | GQL | 56 | 1000 | 330.0 | 16.4 | 4.8 | 7.3 | 1.45 | 8.0 | 16.0 | Q1 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

23-Jul-2010




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|-------------------------|-----------------|------|------|-------------|------------|-------------|
| SN74ALVCH162268GR | TSSOP | DGG | 56 | 2000 | 346.0 | 346.0 | 41.0 |
| SN74ALVCH162268KR | BGA MICROSTAR JUNIOR | GQL | 56 | 1000 | 346.0 | 346.0 | 33.0 |

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|-----------------------------|------------------------|-------------------------------|-----------------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DLP® Products | www.dlp.com | Communications and Telecom | www.ti.com/communications |
| DSP | dsp.ti.com | Computers and Peripherals | www.ti.com/computers |
| Clocks and Timers | www.ti.com/clocks | Consumer Electronics | www.ti.com/consumer-apps |
| Interface | interface.ti.com | Energy | www.ti.com/energy |
| Logic | logic.ti.com | Industrial | www.ti.com/industrial |
| Power Mgmt | power.ti.com | Medical | www.ti.com/medical |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| RFID | www.ti-rfid.com | Space, Avionics & Defense | www.ti.com/space-avionics-defense |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | Video and Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless-apps |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated