
SCES067F - JUNE 1996 - REVISED JANUARY 1999

- State-of-the-Art Advanced BiCMOS Technology (ABT) Widebus™ Design for 2.5-V and 3.3-V Operation and Low Static **Power Dissipation**
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V_{CC})
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- High Drive (-24/24 mA at 2.5-V and -32/64 mA at 3.3-V V_{CC})
- **Power Off Disables Outputs, Permitting Live Insertion**
- **High-Impedance State During Power Up** and Power Down Prevents Driver Conflict
- Uses Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating
- **Auto3-State Eliminates Bus Current** Loading When Output Exceeds V_{CC} + 0.5 V
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model; and Exceeds 1000 V **Using Charged-Device Model, Robotic** Method
- Flow-Through Architecture Facilitates **Printed Circuit Board Layout**
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- **Package Options Include Plastic Shrink** Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

SN54ALVTH16373 . . . WD PACKAGE SN74ALVTH16373... DGG, DGV, OR DL PACKAGE (TOP VIEW)



description

The 'ALVTH16373 devices are 16-bit transparent D-type latches with 3-state outputs designed for 2.5-V or 3.3-V $V_{
m CC}$ operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

SCES067F - JUNE 1996 - REVISED JANUARY 1999

description (continued)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN54ALVTH16373 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALVTH16373 is characterized for operation from –40°C to 85°C.


FUNCTION TABLE (each 8-bit section)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q ₀
Н	X	Χ	Z



logic diagram (positive logic)





To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}).5 V to 4.6 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	–0.5 V to 7 V
Output current in the low state, IO: SN54ALVTH16373	96 mA
SN74ALVTH16373	
Output current in the high state, IO: SN54ALVTH16373	–48 mA
SN74ALVTH16373	
Input clamp current, I _{IK} (V _I < 0)	−50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T _{stq} 68	5°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions, V_{CC} = 2.5 V \pm 0.2 V (see Note 3)

			SN54	ALVTH1	6373	SN74	ALVTH1	6373	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage		2.3		2.7	2.3		2.7	V
VIH	High-level input voltage	1.7			1.7			V	
V _{IL}	V _{IL} Low-level input voltage			4	0.7			0.7	V
VI	Input voltage			VCC	5.5	0	VCC	5.5	V
IOH	High-level output current			,0	-6			-8	mA
la	Low-level output current			Ç	6			8	mΑ
lor	Low-level output current; current duty cycle ≤	50%; f≥1 kHz	5	5	18			24	IIIA
Δt/Δν	Input transition rise or fall rate Outputs enabled		87		10			10	ns/V
Δt/ΔV _{CC}	CC Power-up ramp rate					200			μs/V
TA	Operating free-air temperature				125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



^{2.} The package thermal impedance is calculated in accordance with JESD 51.

SCES067F - JUNE 1996 - REVISED JANUARY 1999

recommended operating conditions, $V_{\mbox{\footnotesize{CC}}}$ = 3.3 V \pm 0.3 V (see Note 3)

			SN54	ALVTH1	6373	SN74	ALVTH1	6373	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNII
VCC	Supply voltage		3		3.6	3		3.6	V
VIH	High-level input voltage					2			V
V _{IL}	Low-level input voltage				0.8			0.8	V
VI	Input voltage			Vcc	5.5	0	VCC	5.5	V
IOH	High-level output current			Q	-24			-32	mA
la	Low-level output current			(0)	24			32	mA
IOL	IOL Low-level output current; current duty cycle ≤ 50%; f ≥ 1 kHz			\tilde{Q}	48			64	IIIA
Δt/Δν	Input transition rise or fall rate Outputs enabled		8		10			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate					200			μs/V
T _A	Operating free-air temperature				125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES067F - JUNE 1996 - REVISED JANUARY 1999

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

	DAMETED	TEST O	ONDITIONS	SN54	ALVTH1	6373	SN74	ALVTH1	6373	UNIT	
PA	ARAMETER	TEST	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNII	
VIK		$V_{CC} = 2.3 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	$I_{OH} = -100 \mu A$	V _{CC} -0.	2		V _{CC} -0	.2			
VOH		V _{CC} = 2.3 V	I _{OH} = -6 mA	1.8						V	
		vCC = 2.3 v	I _{OH} = -8 mA				1.8				
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I _{OL} = 100 μA			0.2			0.2		
VOL			I _{OL} = 6 mA			0.4					
		V _{CC} = 2.3 V	$I_{OL} = 8 \text{ mA}$						0.4	V	
		V(C) = 2.5 V	I _{OL} = 18 mA			0.5					
			I _{OL} = 24 mA						0.5		
	Control inputs	$V_{CC} = 2.7 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1		
	Control inputs	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V _I = 5.5 V			<u>\$</u> 10			10		
II			V _I = 5.5 V		, i	10			10	μΑ	
	Data inputs	$V_{CC} = 2.7 \text{ V}$	VI = VCC		77	1			1		
			V _I = 0		1	- 5			– 5		
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V		2				±100	μΑ	
I _{BHL} ‡		$V_{CC} = 2.3 \text{ V},$	V _I = 0.7 V		115			115		μΑ	
IBHH§		$V_{CC} = 2.3 \text{ V},$	V _I = 1.7 V	Q	-10			-10		μΑ	
I _{BHLO}	¶	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to V_{CC}	300			300			μΑ	
Івннс) [#]	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to V_{CC}	-300			-300			μΑ	
{IEX}		$V{CC} = 2.3 \text{ V},$	V _O = 5.5 V			125			125	μΑ	
IOZ(Pl	J/PD)☆	$V_{CC} \le 1.2 \text{ V}, V_{O} = 0.5 \text{ V}$ $V_{I} = \text{GND or } V_{CC}, \overline{\text{OE}} = 0.5 \text{ V}$	/ to V _{CC} , = don't care			±100			±100	μΑ	
lozh		V _{CC} = 2.7 V	$V_0 = 2.3 \text{ V},$ $V_1 = 0.7 \text{ V or } 1.7 \text{ V}$			5			5	μΑ	
lozL		V _{CC} = 2.7 V	$V_O = 0.5 \text{ V},$ $V_I = 0.7 \text{ V or } 1.7 \text{ V}$			-5			-5	μΑ	
		V00 = 2 7 V	Outputs high		0.04	0.1		0.04	0.1		
Icc		$V_{CC} = 2.7 \text{ V},$ $I_{O} = 0,$	Outputs low	1	2.3	4.5		2.3	4.5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		0.04	0.1		0.04	0.1		
Ci		V _{CC} = 2.5 V,	V _I = 2.5 V or 0	1	3.5			3.5		pF	
Co		V _{CC} = 2.5 V,	V _O = 2.5 V or 0		6			6		pF	

[†] All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

[§] The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

[¶] An external driver must source at least IBHLO to switch this node from low to high.

[#]An external driver must sink at least IBHHO to switch this node from high to low.

Current into an output in the high state when VO > VCC

[★]High-impedance state during power up or power down

SCES067F - JUNE 1996 - REVISED JANUARY 1999

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

DA.	DAMETER	TEST O	ONDITIONS	SN54	ALVTH1	6373	SN74	ALVTH1	6373	UNIT
PA	RAMETER	l lesi c	ONDITIONS	MIN	TYP [†]	MAX	MIN	TYP†	MAX	UNII
VIK		V _{CC} = 3 V,	I _I = -18 mA			-1.2			-1.2	V
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0	.2		V _{CC} -0	.2		
Vон		V 2.V	I _{OH} = -24 mA	2						V
		VCC = 3 V	I _{OH} = -32 mA				2			
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I _{OL} = 100 μA			0.2			0.2	
			I _{OL} = 16 mA						0.4	
VOL			I _{OL} = 24 mA			0.5				V
VOL		V _{CC} = 3 V	$I_{OL} = 32 \text{ mA}$						0.5	V
			$I_{OL} = 48 \text{ mA}$			0.55				
			$I_{OL} = 64 \text{ mA}$				0.55			
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V		, Š	10			10	
Ц			V _I = 5.5 V		77	10			10	μΑ
	Data inputs	V _{CC} = 3.6 V	VI = VCC		1	1			1	
			V _I = 0		2	- 5			– 5	
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V	0					±100	μΑ
I _{BHL} ‡		$V_{CC} = 3 V$,	V _I = 0.8 V	75			75			μΑ
I _{BHH} §		V _{CC} = 3 V,	V _I = 2 V	-75			-75			μΑ
^I BHLO	¶	$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to V_{CC}	500			500			μΑ
Івнно	#	$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to V_{CC}	-500			-500			μΑ
I _{EX}		$V_{CC} = 3 V$,	V _O = 5.5 V			125			125	μΑ
loz(PL	J/PD)☆	$V_{CC} \le 1.2 \text{ V}, V_{O} = \underline{0.5} \text{ V}$ $V_{I} = \text{GND or } V_{CC}, \overline{OE} = \underline{0.5} \text{ V}$	V to V _{CC} , = don't care			±100			±100	μΑ
lozh		V _{CC} = 3.6 V	V _O = 3 V,			5			5	μΑ
			V _I = 0.8 V or 2 V							
lozL		V _{CC} = 3.6 V	$V_0 = 0.5 \text{ V},$			-5			-5	μΑ
-			V _I = 0.8 V or 2 V	┼			<u> </u>		0.4	
		$V_{CC} = 3.6 \text{ V},$	Outputs high	₩	0.07	0.1		0.07	0.1	
ICC		$I_O = 0$, $V_I = V_{CC}$ or GND	Outputs low	+	3.2	5.5		3.2	5	mA
			Outputs disabled	+	0.07	0.1		0.07	0.1	
∆lcc□		V _{CC} = 3 V to 3.6 V, One Other inputs at V _{CC} or	e input at V _{CC} – 0.6 V, GND			0.4			0.4	mA
C _i		$V_{CC} = 3.3 \text{ V},$	$V_{I} = 3.3 \text{ V or } 0$		3.5			3.5		pF
Co		V _{CC} = 3.3 V,	V _O = 3.3 V or 0		6			6		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[□]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

[§] The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min.

 $[\]P$ An external driver must source at least $I_{\mbox{\footnotesize{BHLO}}}$ to switch this node from low to high.

[#] An external driver must sink at least IBHHO to switch this node from high to low.

Current into an output in the high state when VO > VCC

SCES067F - JUNE 1996 - REVISED JANUARY 1999

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			SN54ALVTH16373	SN74ALVTH	16373	UNIT
		MIN MAX	MIN	MAX	UNIT	
t _W	Pulse duration, LE high		1.5	1.5		ns
		Data high	1.1,0	1		
t _{su}	Setup time, data before LE↓	Data low	1.6	1.5		ns
+.	Hold time data after LT	Data high	S1	0.9		ns
t _h	t _h Hold time, data after LE↓	Data low	1.6	1.5		115

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

			SN54ALVT	H16373	SN74ALVT	H16373	UNIT	
			MIN	MAX	MIN	MAX	UNIT	
t _W	Pulse duration, LE high		1.5	TY.	1.5		ns	
	Catua time data hafara I E	Data high	1.5		1.4		no	
t _{su}	Setup time, data before LE↓	Data low	(I)		0.9		ns	
tu.	Hold time, data after LE↓	Data high	Q1		0.9		ns	
t _h	Hold time, data after LE↓	Data low	1.5		1.4		113	

switching characteristics over recommended operating free-air temperature range, C_L = 30 pF, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54ALVTH16373	SN74ALVTI	UNIT	
PARAMETER	(INPUT) (OUTPUT)		MIN MAX	MIN	MAX	UNII
^t PLH	D.	Q	1 3.4	1	3.3	ne
t _{PHL}	D	Q	1 4.3	1	4.2	ns
t _{PLH}	LE	Q	1.4 3.9	1.5	3.8	ns
t _{PHL}		Q	1.4 4.6	1.5	4.5	115
^t PZH	OE	Q	1.7 4.4	1.8	4.3	ns
t _{PZL}	OE OE	Q .	1,4 4.1	1.5	4	115
^t PHZ	OE	Q	1.4 4.7	1.5	4.6	ns
t _{PLZ}]		1 3.7	1	3.6	113


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALVTH16373	SN74ALVTH16373	UNIT
FARAIMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	וואוט
tPLH	D	Q	1 3.2	1 3.1	
^t PHL	D	ď	1 3.4	1 3.3	ns
^t PLH	LE	Q	1 3.4	1 3.3	ns
^t PHL	LL	ď	1 3.6	1 3.5	115
^t PZH	ŌĒ	Q	1.3 4.1	1.4 4	ns
^t PZL	OE	ď	3.5	1 3.4	115
^t PHZ	ŌĒ	Q	1.4 5	1.5 4.9	ns
t _{PLZ}	OE	3	1.4 4.6	1.5 4.5	



SCES067F - JUNE 1996 - REVISED JANUARY 1999

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq 2$ ns, $t_f \leq 2$ ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform22 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

PACKAGE OPTION ADDENDUM





PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74ALVTH16373DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373GRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373GRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373VRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373VRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373ZQLR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74ALVTH16373DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16373DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16373GR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16373KR	NRND	BGA MI CROSTA R JUNI OR	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74ALVTH16373VR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the



PACKAGE OPTION ADDENDUM

18-Sep-2008


accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2011

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ALVTH16373ZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.45	8.0	16.0	Q1
SN74ALVTH16373DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74ALVTH16373GR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74ALVTH16373KR	BGA MI CROSTA R JUNI OR	GQL	56	1000	330.0	16.4	4.8	7.3	1.45	8.0	16.0	Q1
SN74ALVTH16373VR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1

www.ti.com 23-Jul-2011



*All dimensions are nominal

All differsions are nominal								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
74ALVTH16373ZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	333.2	345.9	28.6	
SN74ALVTH16373DLR	SSOP	DL	48	1000	346.0	346.0	49.0	
SN74ALVTH16373GR	TSSOP	DGG	48	2000	346.0	346.0	41.0	
SN74ALVTH16373KR	BGA MICROSTAR JUNIOR	GQL	56	1000	333.2	345.9	28.6	
SN74ALVTH16373VR	TVSOP	DGV	48	2000	346.0	346.0	33.0	

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is Pb-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications

Audio www.ti.com/audio Communications and Telecom www.ti.com/communications **Amplifiers** amplifier.ti.com Computers and Peripherals www.ti.com/computers dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps **Data Converters DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security

Logic Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

TI E2E Community Home Page <u>e2e.ti.com</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated