Data sheet acquired from Harris Semiconductor
SCHS240A

# 8-Bit Serial-In/Parallel-Out Shift Register 

## Features

- Buffered Inputs
- Typical Propagation Delay
- 6 ns at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
- Exceeds 2kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Speed of Bipolar FAST™/AS/S with Significantly Reduced Power Consumption
- Balanced Propagation Delays
- AC Types Feature 1.5V to 5.5V Operation and Balanced Noise Immunity at 30\% of the Supply
- $\pm 24 m A$ Output Drive Current
- Fanout to 15 FAST ${ }^{\text {TM }}$ ICs
- Drives $50 \Omega$ Transmission Lines


## Description

The 'AC164 and 'ACT164 are 8-bit serial-in/parallel-out shift registers with asynchronous reset that utilize Advanced CMOS Logic technology. Data is shifted on the positive edge of the clock (CP). A LOW on the Master Reset ( $\overline{\mathrm{MR}}$ ) pin resets the shift register and all outputs go to the LOW state regardless of the input conditions. Two Serial Data inputs (DS1 and DS2) are provided; either one can be used as a Data Enable control.

## Ordering Information

| PART <br> NUMBER | TEMP. RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE |
| :---: | :---: | :---: |
| CD54AC164F3A | -55 to 125 | 14 Ld CERDIP |
| CD74AC164E | -55 to 125 | 14 Ld PDIP |
| CD74AC164M | -55 to 125 | 14 Ld SOIC |
| CD54ACT164F3A | -55 to 125 | 14 Ld CERDIP |
| CD74ACT164E | -55 to 125 | 14 Ld PDIP |
| CD74ACT164M | -55 to 125 | 14 Ld SOIC |

NOTES:

1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information.

## Pinout



## Functional Diagram



MODE SELECT - TRUTH TABLE

| OPERATING MODE | INPUTS |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { MR }}$ | $\mathbf{C P}$ | $\mathbf{D S 1}$ | DS2 | Q0 | $\mathbf{Q 1}-\mathbf{Q 7}$ |  |
|  | $\mathbf{L}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{L}$ | $\mathbf{L}-\mathrm{L}$ |  |
| SHIFT | H | $\uparrow$ | l | l | L | $\mathrm{q} 0-\mathrm{q} 6$ |  |
|  | H | $\uparrow$ | l | h | L | $\mathrm{q} 0-\mathrm{q} 6$ |  |
|  | H | $\uparrow$ | h | l | L | $\mathrm{q} 0-\mathrm{q} 6$ |  |
|  | H | $\uparrow$ | h | h | H | $\mathrm{q} 0-\mathrm{q} 6$ |  |

$\mathrm{H}=\mathrm{HIGH}$ voltage level steady state.
L = LOW voltage level steady state.
h = HIGH voltage level one setup time prior to the LOW-to_HIGH clock transition.
I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.
X = Don't care.
$\mathrm{q}=$ Lowercase letters indicate the state of the referenced output prior to the LOW-to-HIGH clock transition.
$\uparrow=$ LOW-to-HIGH clock transition.

| Absolute Maximum Ratings |  |
| :---: | :---: |
| DC Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | -0.5V to 6V |
| DC Input Diode Current, $\mathrm{I}_{1 \mathrm{~K}}$ |  |
| For $\mathrm{V}_{1}<-0.5 \mathrm{~V}$ or $\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$. | $\pm 20 \mathrm{~mA}$ |
| DC Output Diode Current, IOK |  |
| For $\mathrm{V}_{\mathrm{O}}<-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | $\pm 50 \mathrm{~mA}$ |
| DC Output Source or Sink Current per Output Pin, $\mathrm{I}_{\mathrm{O}}$ |  |
| For $\mathrm{V}_{\mathrm{O}}>-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | $\pm 50 \mathrm{~mA}$ |
| DC $\mathrm{V}_{\mathrm{CC}}$ or Ground Current, $\mathrm{I}_{\text {CC or }} \mathrm{I}_{\mathrm{GND}}$ (Note 3) | $\pm 100 \mathrm{~mA}$ |

## Thermal Information

| Thermal Resistance (Typical, Note 5) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| PDIP Package | 90 |
| SOIC Package | 175 |
| Maximum Junction Temperature (Plastic Package) | . $150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range | $56^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering 10s). (SOIC - Lead Tips Only) | $\ldots .300^{\circ} \mathrm{C}$ |

## Operating Conditions


Supply Voltage Range, $\mathrm{V}_{\mathrm{CC}}$ (Note 4)
AC Types. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 V to 5.5 V

ACT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4.5 V to 5.5 V

Input Rise and Fall Slew Rate, dt/dv
AC Types, 1.5V to 3V . . . . . . . . . . . . . . . . . . . . . . . . . . 50ns (Max)
AC Types, 3.6V to 5.5V . . . . . . . . . . . . . . . . . . . . . . . . 20ns (Max)
ACT Types, 4.5 V to 5.5 V . . . . . . . . . . . . . . . . . . . . . . . . 10ns (Max)
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## NOTES:

3. For up to 4 outputs per device, add $\pm 25 \mathrm{~mA}$ for each additional output.
4. Unless otherwise specified, all voltages are referenced to ground.
5. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

## DC Electrical Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}} \\ & (\mathrm{~V}) \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | $\begin{gathered} -40^{\circ} \mathrm{C} \text { TO } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} -55^{\circ} \mathrm{C} \text { TO } \\ 125^{\circ} \mathrm{C} \end{gathered}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{1}(\mathrm{~V})$ | 10 (mA) |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| AC TYPES |  |  |  |  |  |  |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | - | 1.5 | 1.2 | - | 1.2 | - | 1.2 | - | V |
|  |  |  |  | 3 | 2.1 | - | 2.1 | - | 2.1 | - | V |
|  |  |  |  | 5.5 | 3.85 | - | 3.85 | - | 3.85 | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ | - | - | 1.5 | - | 0.3 | - | 0.3 | - | 0.3 | V |
|  |  |  |  | 3 | - | 0.9 | - | 0.9 | - | 0.9 | V |
|  |  |  |  | 5.5 | - | 1.65 | - | 1.65 | - | 1.65 | V |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | -0.05 | 1.5 | 1.4 | - | 1.4 | - | 1.4 | - | V |
|  |  |  | -0.05 | 3 | 2.9 | - | 2.9 | - | 2.9 | - | V |
|  |  |  | -0.05 | 4.5 | 4.4 | - | 4.4 | - | 4.4 | - | V |
|  |  |  | -4 | 3 | 2.58 | - | 2.48 | - | 2.4 | - | V |
|  |  |  | -24 | 4.5 | 3.94 | - | 3.8 | - | 3.7 | - | V |
|  |  |  | $\begin{gathered} -75 \\ (\text { Note 6, 7) } \end{gathered}$ | 5.5 | - | - | 3.85 | - | - | - | V |
|  |  |  | $\begin{gathered} -50 \\ (\text { Note 6, 7) } \end{gathered}$ | 5.5 | - | - | - | - | 3.85 | - | V |

DC Electrical Specifications (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & \text { (V) } \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | $\begin{gathered} -40^{\circ} \mathrm{C} \text { TO } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} -55^{\circ} \mathrm{C} \text { TO } \\ 125^{\circ} \mathrm{C} \end{gathered}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{1}(\mathrm{~V})$ | 10 (mA) |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| Low Level Output Voltage | V ${ }_{\text {OL }}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | 0.05 | 1.5 | - | 0.1 | - | 0.1 | - | 0.1 | V |
|  |  |  | 0.05 | 3 | - | 0.1 | - | 0.1 | - | 0.1 | V |
|  |  |  | 0.05 | 4.5 | - | 0.1 | - | 0.1 | - | 0.1 | V |
|  |  |  | 12 | 3 | - | 0.36 | - | 0.44 | - | 0.5 | V |
|  |  |  | 24 | 4.5 | - | 0.36 | - | 0.44 | - | 0.5 | V |
|  |  |  | $\begin{gathered} 75 \\ (\text { Note 6, 7) } \end{gathered}$ | 5.5 | - | - | - | 1.65 | - | - | V |
|  |  |  | $\begin{gathered} 50 \\ (\text { Note 6, 7) } \end{gathered}$ | 5.5 | - | - | - | - | - | 1.65 | V |
| Input Leakage Current | I | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}} \text { or } \\ & \mathrm{GND} \end{aligned}$ | - | 5.5 | - | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Quiescent Supply Current MSI | ICC | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \text { or } \\ \mathrm{GND} \end{gathered}$ | 0 | 5.5 | - | 8 | - | 80 | - | 160 | $\mu \mathrm{A}$ |

NOTES:
6. Test one output at a time for a 1 -second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.
7. Test verifies a minimum $50 \Omega$ transmission-line-drive capability at $85^{\circ} \mathrm{C}, 75 \Omega$ at $125^{\circ} \mathrm{C}$.

## ACT Input Load Table

| INPUT | UNIT LOAD |
| :---: | :---: |
| $\mathrm{DS1}, \mathrm{DS2}$ | 0.5 |
| $\overline{\mathrm{MR}}$ | 0.74 |
| CP | 0.71 |

NOTE: Unit load is $\Delta I_{C C}$ limit specified in DC Electrical Specifications Table, e.g., 2.4 mA max at $25^{\circ} \mathrm{C}$.

## Prerequisite For Switching Function

| PARAMETER | SYMBOL | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | $-40^{\circ} \mathrm{C}$ TO $85{ }^{\circ} \mathrm{C}$ |  | $-655^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| AC TYPES |  |  |  |  |  |  |  |
| Max. Clock Frequency | $f_{\text {MAX }}$ | 1.5 | 7 | - | 6 | - | MHz |
|  |  | $\begin{gathered} 3.3 \\ \text { (Note 9) } \end{gathered}$ | 62 | - | 54 | - | MHz |
|  |  | $\begin{gathered} 5 \\ (\text { Note 10) } \end{gathered}$ | 86 | - | 75 | - | MHz |
| $\overline{\mathrm{MR}}$ Pulse Width | tw | 1.5 | 49 | - | 56 | - | ns |
|  |  | 3.3 | 5.5 | - | 6.3 | - | ns |
|  |  | 5 | 3.9 | - | 4.5 | - | ns |
| CP Pulse Width | tw | 1.5 | 73 | - | 84 | - | ns |
|  |  | 3.3 | 8.2 | - | 9.4 | - | ns |
|  |  | 5 | 5.9 | - | 6.7 | - | ns |
| Set-up Time | tsu | 1.5 | 27 | - | 31 | - | ns |
|  |  | 3.3 | 3.1 | - | 3.5 | - | ns |
|  |  | 5 | 2.2 | - | 2.5 | - | ns |
| Hold Time | $\mathrm{t}_{\mathrm{H}}$ | 1.5 | 27 | - | 31 | - | ns |
|  |  | 3.3 | 3.1 | - | 3.5 | - | ns |
|  |  | 5 | 2.2 | - | 2.5 | - | ns |
| $\overline{\mathrm{MR}}$ to CP Removal Time | $t_{\text {REM }}$ | 1.5 | 1 | - | 1 | - | ns |
|  |  | 3.3 | 1 | - | 1 | - | ns |
|  |  | 5 | 1 | - | 1 | - | ns |
| ACT TYPES |  |  |  |  |  |  |  |
| Max. Clock Frequency | $\mathrm{f}_{\text {MAX }}$ |  | 80 | - | 70 | - | MHz |
| $\overline{\text { MR Pulse Width }}$ | tw | 5 | 3.9 | - | 4.5 | - | ns |
| CP Pulse Width | tw | 5 | 6.2 | - | 7.1 | - | ns |
| Set-up Time | tsu | 5 | 2.2 | - | 2.5 | - | ns |
| Hold Time | $\mathrm{t}_{\mathrm{H}}$ | 5 | 2.6 | - | 3 | - | ns |
| $\overline{\mathrm{MR}}$ to CP Removal Time | trem | 5 | 0 | - | 0 | - | ns |

Switching Specifications Input $t_{p}, t_{f}=3 n s, C_{L}=50 \mathrm{pF}$ (Worst Case)

| PARAMETER | SYMBOL | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$ |  |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| AC TYPES |  |  |  |  |  |  |  |  |  |
| Propagation Delay, CP to Qn | ${ }_{\text {tPLH, }}$ tPHL | 1.5 | - | - | 143 | - | - | 157 | ns |
|  |  | $\begin{gathered} 3.3 \\ \text { (Note 9) } \end{gathered}$ | 4.5 | - | 15.9 | 4.4 | - | 17.5 | ns |
|  |  | 5 (Note 10) | 3.2 | - | 11.4 | 3.1 | - | 12.5 | ns |

Switching Specifications Input $t_{r}, t_{f}=3 n s, C_{L}=50 \mathrm{pF}$ (Worst Case) (Continued)

| PARAMETER | SYMBOL | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$ |  |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Propagation Delay, $\overline{M R}$ to Qn | ${ }_{\text {tPLH }}$, tPHL | 1.5 | - | - | 158 | - | - | 174 | ns |
|  |  | 3.3 | 5 | - | 17.7 | 4.9 | - | 19.5 | ns |
|  |  | 5 | 3.6 | - | 12.6 | 3.5 | - | 13.9 | ns |
| Input Capacitance | $\mathrm{C}_{1}$ | - | - | - | 10 | - | - | 10 | pF |
| Power Dissipation Capacitance | CPD (Note 11) | - | - | 150 | - | - | 150 | - | pF |
| ACT TYPES |  |  |  |  |  |  |  |  |  |
| Propagation Delay, CP to Qn | ${ }_{\text {tPLH, }}$ t ${ }_{\text {PHL }}$ | $\begin{gathered} 5 \\ (\text { Note 10) } \end{gathered}$ | 3.8 | - | 13.5 | 3.7 | - | 14.9 | ns |
| Propagation Delay, $\overline{\text { MR }}$ to Qn | $\mathrm{t}_{\text {PLH, }}$ tPHL | 5 | 4.1 | - | 14.4 | 4 | - | 15.8 | ns |
| Input Capacitance | $\mathrm{Cl}_{1}$ | - | - | - | 10 | - | - | 10 | pF |
| Power Dissipation Capacitance | CPD <br> (Note 11) | - | - | 150 | - | - | 150 | - | pF |

NOTES:
8. Limits tested at $100 \%$.
9. 3.3V Min at 3.6 V , Max at 3 V .
10. 5 V Min at 5.5 V , Max at 4.5 V .
11. $\mathrm{C}_{P D}$ is used to determine the dynamic power consumption per device.
$P_{D}=C_{P D} V_{C C}{ }^{2} f_{i} \Sigma\left(C_{L} V_{C C} f_{0}\right)+V_{C C} \Delta I_{C C}$, where $f_{i}=$ input frequency, $f_{o}=$ output frequency, $C_{L}=$ output load capacitance, $V_{C C}=$ supply voltage.


FIGURE 1.


FIGURE 3.


FIGURE 2.


FIGURE 4.


NOTE: For AC Series Only: When $\mathrm{V}_{\mathrm{C}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$.

|  | AC | ACT |
| :--- | :---: | :---: |
| Input Level | $\mathrm{V}_{\mathrm{CC}}$ | 3 V |
| Input Switching Voltage, $\mathrm{V}_{\mathrm{S}}$ | $0.5 \mathrm{~V}_{\mathrm{CC}}$ | 1.5 V |
| Output Switching Voltage, $\mathrm{V}_{\mathrm{S}}$ | $0.5 \mathrm{~V}_{\mathrm{CC}}$ | $0.5 \mathrm{~V}_{\mathrm{CC}}$ |

FIGURE 5. PROPAGATION DELAY TIMES

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | $\text { Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD54AC164F3A | ACTIVE | CDIP | $J$ | 14 | 1 | TBD | Call TI | Level-NC-NC-NC |
| CD54ACT164F3A | ACTIVE | CDIP | J | 14 | 1 | TBD | Call TI | Level-NC-NC-NC |
| CD74AC164E | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74AC164EE4 | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74AC164M | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74AC164M96 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74AC164M96E4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74AC164ME4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74ACT164E | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74ACT164EE4 | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74ACT164M | ACTIVE | SOIC | D | 14 | 50 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74ACT164M96 | ACTIVE | SOIC | D | 14 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CD74ACT164M96G4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74ACT164ME4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74ACT164MG4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb -Free/Green conversion plan has not been defined.
Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb -Free products are suitable for use in specified lead-free processes.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on

PACKAGE OPTION ADDENDUM
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


| DIM PINS ** | 14 | 16 | 18 | 20 |
| :---: | :---: | :---: | :---: | :---: |
| A | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC |
| B MAX | 0.785 <br> $(19,94)$ | .840 <br> $(21,34)$ | 0.960 <br> $(24,38)$ | 1.060 <br> $(26,92)$ |
| B MIN | - | - | - | - |
| C MAX | 0.300 <br> $(7,62)$ | 0.300 <br> $(7,62)$ | 0.310 <br> $(7,87)$ | 0.300 <br> $(7,62)$ |
| C MIN | 0.245 <br> $(6,22)$ | 0.245 <br> $(6,22)$ | 0.220 <br> $(5,59)$ | 0.245 <br> $(6,22)$ |



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G14)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-012 variation AB.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
|  |  | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  |  | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments<br>Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

